A novel low-power bus design for bus-invert coding

被引：5

作者：

Yoon, Myungchul ^{[1
]}

Roh, Byeong-Hee

机构：

[1] Dankook Univ, Dept Elect Engn, Cheonan 330714, Choong Nam, South Korea

[2] Ajou Univ, Grad Sch Informat & Commun, Suwon 443749, Kyeonggi, South Korea

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2007年 / E90C卷 / 04期

关键词：

NIL-BIC; flip-driver; low-power bus scheme; bus-invert coding;

D O I：

10.1093/ietele/e90-c.4.731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents a novel implementation for Bus-Invert Coding called No Invert-Line Bus-Invert Coding (NIL-BIC) architecture. It not only removes the invert-lines used in previous BIC implementations, but sends the coding information without additional bus-transitions. NIL-BIC can save about 50% more bus-power than the implementations using invert-line.

引用

页码：731 / 734

页数：4

共 50 条

[1] BUS-INVERT CODING FOR LOW-POWER I/O
STAN, MR
BURLESON, WP
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (01) : 49 - 58
[2] Decomposition of bus-invert coding for low-power I/O
Hong, S
Kim, T
Narayanan, U
Chung, KS
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2000, 10 (1-2) : 101 - 111
[3] Weight-based bus-invert coding for low-power applications
Lin, RB
Tsai, CM
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 121 - 125
[4] Bus-invert coding for low-power I/O - A decomposition approach
Hong, S
Narayanan, U
Chung, KS
Kim, T
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 750 - 753
[5] Bus-Invert Coding as a Low-Power Countermeasure Against Correlation Power Analysis Attack
Vosoughi, M. Ali
Wang, Longfei
Kose, Selcuk
2019 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2019,
[6] Optimality of Bus-Invert Coding
Rokhani, Fakhrul Z.
Kan, Wen-Chih
Kieffer, John
Sobelman, Gerald E.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1134 - 1138
[7] Partial bus-invert coding for power optimization of system level bus
Shin, YS
Chae, SI
Choi, KY
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 127 - 129
[8] Reduction of bus transitions with partial bus-invert coding
Shin, YS
Chae, SI
Choi, KY
ELECTRONICS LETTERS, 1998, 34 (07) : 642 - 643
[9] Theoretical analysis of bus-invert coding
Lin, RB
Tsai, CM
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 929 - 935
[10] Theoretical analysis of bus-invert coding
Lin, RB
Tsai, CN
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 742 - 745

← 1 2 3 4 5 →