High-k Gate Dielectrics for Emerging Flexible and Stretchable Electronics

被引:545
|
作者
Wang, Binghao [1 ,2 ,3 ]
Huang, Wei [1 ,2 ]
Chi, Lifeng [3 ]
Al-Hashimi, Mohammed [4 ]
Marks, Tobin J. [1 ,2 ]
Facchetti, Antonio [1 ,2 ,5 ]
机构
[1] Northwestern Univ, Dept Chem, 2145 Sheridan Rd, Evanston, IL 60208 USA
[2] Northwestern Univ, Mat Res Ctr, 2145 Sheridan Rd, Evanston, IL 60208 USA
[3] Soochow Univ, Jiangsu Key Lab Carbon Based Funct Mat & Devices, Inst Funct Nano & Soft Mat FUNSOM, 199 Renai Rd, Suzhou 215123, Peoples R China
[4] Texas A&M Univ Qatar, Dept Chem, POB 23874, Doha, Qatar
[5] Flexterra Corp, 8025 Lamon Ave, Skokie, IL 60077 USA
关键词
THIN-FILM TRANSISTORS; FIELD-EFFECT TRANSISTORS; ATOMIC LAYER DEPOSITION; CHEMICAL-VAPOR-DEPOSITION; SELF-ASSEMBLED MONOLAYER; PULSED-LASER DEPOSITION; ROOM-TEMPERATURE FABRICATION; HIGH-PERFORMANCE ELECTRONICS; MULTILAYER MOS2 TRANSISTORS; VOLTAGE ORGANIC TRANSISTORS;
D O I
10.1021/acs.chemrev.8b00045
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Recent advances in flexible and stretchable electronics (FSE), a technology diverging from the conventional rigid silicon technology, have stimulated fundamental scientific and technological research efforts. FSE aims at enabling disruptive applications such as flexible displays, wearable sensors, printed RFID tags on packaging, electronics on skin/organs, and Internet-of-things as well as possibly reducing the cost of electronic device fabrication. Thus, the key materials components of electronics, the semiconductor, the dielectric, and the conductor as well as the passive (substrate, planarization, passivation, and encapsulation layers) must exhibit electrical performance and mechanical properties compatible with FSE components and products. In this review, we summarize and analyze recent advances in materials concepts as well as in thin-film fabrication techniques for high k (or high-capacitance) gate dielectrics when integrated with FSE-compatible semiconductors such as organics, metal oxides, quantum dot arrays, carbon nanotubes, graphene, and other 2D semiconductors. Since thin-film transistors (TFTs) are the key enablers of FSE devices, we discuss TFT structures and operation mechanisms after a discussion on the needs and general requirements of gate dielectrics. Also, the advantages of high-k dielectrics over low-k ones in TFT applications were elaborated. Next, after presenting the design and properties of high-k polymers and inorganic, electrolyte, and hybrid dielectric families, we focus on the most important fabrication methodologies for their deposition as TFT gate dielectric thin films. Furthermore, we provide a detailed summary of recent progress in performance of FSE TFTs based on these high-k dielectrics, focusing primarily on emerging semiconductor types. Finally, we conclude with an outlook and challenges section.
引用
收藏
页码:5690 / 5754
页数:65
相关论文
共 50 条
  • [21] Band engineering in the high-k dielectrics gate stacks
    Wang, S. J.
    Dong, Y. F.
    Feng, Y. P.
    Huan, A. C. H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
  • [22] Soft breakdown phenomena in high-K gate dielectrics
    Satake, H
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318
  • [23] Selective wet etching of high-k gate dielectrics
    Christenson, K
    Schwab, B
    Wagener, T
    Rosengren, B
    Riley, D
    Barnett, J
    ULTRA CLEAN PROCESSING OF SILICON SURFACES V, 2003, 92 : 129 - 132
  • [24] Electrical characterization of high-k gate dielectrics on semiconductors
    Ma, T. P.
    APPLIED SURFACE SCIENCE, 2008, 255 (03) : 672 - 675
  • [25] Low-voltage organic thin-film transistors with high-k nanocomposite gate dielectrics for flexible electronics and optothermal sensors
    Zirkl, Martin
    Haase, Anja
    Fian, Alex
    Schon, Helmut
    Sommer, Christian
    Jakopic, Georg
    Leising, Giinther
    Stadlober, Barbara
    Graz, Ingrid
    Gaar, Norbert
    Schwodiauer, Reinhard
    Bauer-Gogonea, Simona
    Bauer, Siegfried
    ADVANCED MATERIALS, 2007, 19 (17) : 2241 - +
  • [26] Study of high-k gate dielectrics by means of positron annihilation
    Uedono, A.
    Naito, T.
    Otsuka, T.
    Ito, K.
    Shiraishi, K.
    Yamabe, K.
    Miyazaki, S.
    Watanabe, H.
    Umezawa, N.
    Hamid, A.
    Chikyow, T.
    Ohdaira, T.
    Suzuki, R.
    Ishibashi, S.
    Inumiya, S.
    Kamiyama, S.
    Akasaka, Y.
    Nara, Y.
    Yamada, K.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 4, NO 10, 2007, 4 (10): : 3599 - +
  • [27] Simulation of nanofloating gate memory with high-k stacked dielectrics
    Govoreanu, B
    Blomme, P
    Van Houdt, J
    De Meyer, K
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 299 - 302
  • [28] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [29] Transient charging and relaxation in high-k gate dielectrics and their implications
    Lee, BH
    Young, C
    Choi, R
    Sim, JH
    Bersuker, G
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2415 - 2419
  • [30] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272