All-optical bit-level retiming and jitter suppression

被引:7
|
作者
Harrison, JA [1 ]
Blow, KJ
Poustie, AJ
机构
[1] Aston Univ, Photon Res Grp, Birmingham B4 7ET, W Midlands, England
[2] Ctr Integrated Photon, Ipswich IP5 3RE, Suffolk, England
关键词
dynamic wavelength conversion; timing jitter; phase wander;
D O I
10.1016/j.optcom.2004.06.015
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
We demonstrate a novel all-optical bit-level retiming scheme by means of dynamic wavelength conversion and dispersion compensation. A linearly chirped, temporally square pulse is generated through self-phase modulation in a highly nonlinear fibre before being sampled by the incoming data inside an optical AND gate. Dispersion compensation of the sampled chirped pulse is then used to suppress both the timing jitter and phase wander simultaneously on a bit-by-bit level. Timing jitter of up to 3 ps rms at 10 Gbit/s is compensated for as well as phase wander of more than 30 ps. (C) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [31] Numerical analyses of all-optical retiming switches using quasi-phase matched devices
    Department of Electrical Engineering, Faculty of Engineering, Tokyo University of Science, 6-3-1 Niijuku, Katsushika-ku, Tokyo
    125-8585, Japan
    MOC - Tech. Dig. Microoptics Conf.,
  • [32] Femtosecond all-optical devices for tera-bit/sec optical networks
    Wada, O
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 589 - 592
  • [33] Bit-level architectures for Montgomery's multiplication
    Nibouche, O
    Bouridane, A
    Nibouche, M
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 273 - 276
  • [34] Combination of all-optical 2R signal regeneration with fiber-based retiming
    Striegler, AG
    Schmauss, B
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (06) : 1310 - 1312
  • [35] Bit-level Perceptron Prediction for Indirect Branches
    Garza, Elba
    Mirbagher, Samira
    Khan, Tahsin Ahmad
    Jimenez, Daniel A.
    PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), 2019, : 27 - 38
  • [36] Bit-level analysis of an SRT divider circuit
    Bryant, RE
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 661 - 665
  • [37] Fast and Efficient Bit-Level Precision Tuning
    Adje, Assale
    Ben Khalifa, Dorra
    Martel, Matthieu
    STATIC ANALYSIS, SAS 2021, 2021, 12913 : 1 - 24
  • [38] Bit-level scheduling of heterogeneous behavioural specifications
    Molina, MC
    Mendías, JM
    Hermida, R
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 602 - 608
  • [39] Dynamic Reconfiguration of bit-level arithmetic Units
    Pfaender, O. A.
    Pfleiderer, H-J
    ADVANCES IN RADIO SCIENCE, 2005, 3 : 319 - 323
  • [40] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
    HU, Z
    KING, GA
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186