High-speed and Low-latency 3D Sensing with a Parallel-bus Pattern

被引:2
|
作者
Miyashita, Leo [1 ]
Tabata, Satoshi [1 ]
Ishikawa, Masatoshi [1 ,2 ]
机构
[1] Univ Tokyo, 7-3-1 Hongo,Bunkyo Ku, Tokyo, Japan
[2] Tokyo Univ Sci, 1-3 Kagurazaka,Shjinjuku Ku, Tokyo, Japan
关键词
D O I
10.1109/3DV57658.2022.00041
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
High-speed 3D shape sensing is an essential technology for three-dimensional recognition and manipulation in dynamic scenes. However, conventional high-speed sensing methods mainly focus on the image capturing speed and the actual processing time to obtain a point cloud is not optimized in the measurement scheme and sensing pattern configuration. On the other hand, measurement latency is critical to respond in real-time and physically handle the dynamic scenes. This paper introduces a physically stereo-rectified projector-camera system for high-speed and low-latency 3D sensing with fast sequential memory access in the decoding process. Moreover, we configure a structured light pattern named "Parallel-bus pattern" with a De Bruijn torus and clock lines to maximize information density and robustly decode the pattern as data transfer in a parallel bus interface. We measured dynamically moving and deforming objects with the proposed system and evaluated the measurement performance. As a result, the developed 3D sensing system with the parallel-bus pattern achieved 27 K-points measurement at higher than 1000 fps with 0.336 ms latency and 0.838 mm accuracy on average.
引用
收藏
页码:291 / 300
页数:10
相关论文
共 50 条
  • [31] LOW-LATENCY, HIGH-SPEED NUMERICALLY CONTROLLED OSCILLATOR USING PROGRESSION-OF-STATES TECHNIQUE
    THOMPSON, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 113 - 117
  • [32] A new research on high-speed parallel bus of the record
    Jiao Xinquan
    Wang Zenggang
    Yang Xingmin
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3227 - 3232
  • [33] A Case for 3D Stacked Analog Circuits in High-Speed Sensing Systems
    Abdel-Majeed, Mohammad
    Chen, Mike
    Annavaram, Murali
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 412 - 417
  • [34] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Fujiwara, Ikki
    Kagami, Takahiro
    Take, Yasuhiro
    Kuroda, Tadahiro
    Bogdan, Paul
    Marculescu, Radu
    Amano, Hideharu
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [35] High-Speed and Low-Latency ECC Processor Implementation Over GF(2m) on FPGA
    Khan, Zia U. A.
    Benaissa, Mohammed
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 165 - 176
  • [36] A high-speed and low-latency Reed-Solomon decoder based on a dual-line structure
    Kang, HJ
    Park, IC
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3180 - 3183
  • [37] A Parallel ADC for High-Speed CMOS Image Processing System with 3D Structure
    Kiyoyama, K.
    Ohara, Y.
    Lee, K-W
    Yang, Y.
    Fukushima, T.
    Tanaka, T.
    Koyanagi, M.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 101 - +
  • [38] High-speed 3D imaging by parallel phase-shifting digital holography
    Awatsuji, Yasuhiro
    Xia, Peng
    Matoba, Osamu
    INTERNATIONAL CONFERENCE ON PHOTONICS SOLUTIONS 2015, 2015, 9659
  • [39] High-speed active 3D acquisition based on a pattern-specific mesh
    Koninckx, TP
    Van Gool, L
    VIDEOMETRICS VII, 2003, 5013 : 26 - 37
  • [40] High-speed 3D integral imaging for sensing and visualization of dynamic underwater events
    Joshi, Rakesh
    Lee, Jiheon
    Javidi, Ahram
    OPTICS CONTINUUM, 2024, 3 (08): : 1498 - 1508