High-speed and Low-latency 3D Sensing with a Parallel-bus Pattern

被引:2
|
作者
Miyashita, Leo [1 ]
Tabata, Satoshi [1 ]
Ishikawa, Masatoshi [1 ,2 ]
机构
[1] Univ Tokyo, 7-3-1 Hongo,Bunkyo Ku, Tokyo, Japan
[2] Tokyo Univ Sci, 1-3 Kagurazaka,Shjinjuku Ku, Tokyo, Japan
关键词
D O I
10.1109/3DV57658.2022.00041
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
High-speed 3D shape sensing is an essential technology for three-dimensional recognition and manipulation in dynamic scenes. However, conventional high-speed sensing methods mainly focus on the image capturing speed and the actual processing time to obtain a point cloud is not optimized in the measurement scheme and sensing pattern configuration. On the other hand, measurement latency is critical to respond in real-time and physically handle the dynamic scenes. This paper introduces a physically stereo-rectified projector-camera system for high-speed and low-latency 3D sensing with fast sequential memory access in the decoding process. Moreover, we configure a structured light pattern named "Parallel-bus pattern" with a De Bruijn torus and clock lines to maximize information density and robustly decode the pattern as data transfer in a parallel bus interface. We measured dynamically moving and deforming objects with the proposed system and evaluated the measurement performance. As a result, the developed 3D sensing system with the parallel-bus pattern achieved 27 K-points measurement at higher than 1000 fps with 0.336 ms latency and 0.838 mm accuracy on average.
引用
收藏
页码:291 / 300
页数:10
相关论文
共 50 条
  • [1] High-Speed and Low-Latency 3D Fluorescence Imaging for Robotic Microscope
    Yamato, Kazuki
    Iuchi, Masatoshi
    Oku, Hiromasa
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2022, 34 (05) : 1164 - 1174
  • [2] LIMITS TO LOW-LATENCY COMMUNICATION ON HIGH-SPEED NETWORKS
    THEKKATH, CA
    LEVY, HM
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (02): : 179 - 203
  • [3] Design and architecture of low-latency high-speed turbo decoders
    Jung, JW
    Lee, IK
    Choi, DG
    Jeong, JH
    Kim, KM
    Choi, EA
    Oh, DG
    ETRI JOURNAL, 2005, 27 (05) : 525 - 532
  • [4] High-bandwidth low-latency 3D memory module
    Ficke, JT
    Gravrok, RJ
    Hokanson, KE
    Berry, CJ
    1966 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES, PROCEEDINGS, 1996, 2794 : 113 - 118
  • [5] Ultra Low-latency MAC/PCS IP for High-speed Ethernet
    Yuan, Dezheng
    Kan, Hongwei
    Wang, Shangguang
    2020 INTERNATIONAL CONFERENCE ON SPACE-AIR-GROUND COMPUTING (SAGC 2020), 2020, : 73 - 75
  • [6] Development of a High-Speed, Low-Latency Telemanipulated Robot Hand System
    Yamakawa, Yuji
    Katsuki, Yugo
    Watanabe, Yoshihiro
    Ishikawa, Masatoshi
    ROBOTICS, 2021, 10 (01)
  • [7] High-speed and low-latency decoding of Reed-Solomon codes
    Kang, HJ
    Park, IC
    ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 87 - 87
  • [8] A high-speed low-latency digit-serial hybrid adder
    Landernäs, K
    Holmberg, J
    Vesterbacka, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 217 - 220
  • [9] Advances in high-speed, low-latency communications for nanopositioning in advanced microscopy
    Jordan, Scott C.
    SCANNING MICROSCOPIES 2012: ADVANCED MICROSCOPY TECHNOLOGIES FOR DEFENSE, HOMELAND SECURITY, FORENSIC, LIFE, ENVIRONMENTAL, AND INDUSTRIAL SCIENCES, 2012, 8378
  • [10] A Low Latency Parallel Bus Interface for High-Speed multi-FPGA RT-Simulations
    Difronzo, Michele
    Ginn, Herbert L.
    Benigni, Andrea
    2021 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS), 2021,