Lx: A technology platform for customizable VLIW embedded processing

被引:0
|
作者
Faraboschi, P [1 ]
Brown, G [1 ]
Fisher, JA [1 ]
Desoli, G [1 ]
Homewood, F [1 ]
机构
[1] Hewlett Packard Labs, Cambridge, MA USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Lx is a scalable and customizable VLIW processor technology platform designed by Hewlett-Packard and STMicroelectronics that allows variations in instruction issue width, the number and capabilities of structures and the processor instruction set. For Lx we developed the architecture and software from the beginning to support both scalability (variable numbers of identical processing resources) and customizability (special purpose resources). In this paper we consider the following issues. When is customization or scaling beneficial? How can one determine the right degree of customization or scaling for a particular application domain? What architectural compromises were made in the Lx project to contain the complexity inherent in a customizable and scalable processor family? The experiments described in the paper show that specialization for an application domain is effective, yielding large gains in price/performance ratio. We also show how scaling machine resources scales performance, although not uniformly across all applications. Finally we show that customization on an application-by-application basis is today still very dangerous and much remains to be done for it to become a viable solution.
引用
收藏
页码:203 / 213
页数:11
相关论文
共 50 条
  • [41] Research of cross platform embedded database based on the SOC technology
    Xiong, Jing
    Wen, Hanyun
    Bai, Kai
    [J]. ADVANCES IN SCIENCE AND ENGINEERING, PTS 1 AND 2, 2011, 40-41 : 985 - 989
  • [42] Research on Speech Recognition Acceleration Technology Based on Embedded Platform
    Wu, Da
    Ding, Ling
    Deng, Shuwen
    Lu, Shejie
    [J]. PROCEEDINGS OF THE 38TH CHINESE CONTROL CONFERENCE (CCC), 2019, : 3663 - 3668
  • [43] Embedded DRAM: Technology platform for the blue Gene/L chip
    Iyer, SS
    Barth, JE
    Parries, PC
    Norum, JP
    Rice, JP
    Logan, LR
    Hoyniak, D
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (2-3) : 333 - 350
  • [44] Control system of digital surgery platform based on embedded technology
    Robotics Institute, Beihang University, Beijing 100083, China
    不详
    [J]. Jiqiren, 2008, 2 (176-181):
  • [45] Embedded technology for image processing engineers (5) : Overview of embedded operating systems
    Nakajima, Tatsuo
    [J]. Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2009, 63 (05): : 633 - 637
  • [46] Multithreaded extension to multicluster VLIW processors for embedded applications
    Barretta, D
    Fornaciari, W
    Sami, M
    Bagni, D
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 748 - 749
  • [47] A loop accelerator for low power embedded VLIW processors
    Mathew, B
    Davis, A
    [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 6 - 11
  • [48] Customizable fault tolerant caches for embedded processors
    Ramaswamy, Subramanian
    Yalamanchili, Sudhakar
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 108 - 113
  • [49] Automated data cache placement for embedded VLIW ASIPs
    Morgan, P
    Taylor, R
    Hossell, J
    Bruce, G
    O'Rourke, B
    [J]. 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2005, : 39 - 44
  • [50] Compilation for delay impact minimization in VLIW embedded systems
    Ayala, Jose L.
    Atienza, David
    Raghavan, Praveen
    Lopez-Vallejo, Marisa
    Catthoor, Francky
    [J]. INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH PERFORMANCE PROCESSORS AND SYSTEMS, 2006, : 83 - +