Optimal design for 1:2n demultiplexer using QCA nanotechnology with energy dissipation analysis

被引:18
|
作者
Sharma, Vijay Kumar [1 ]
机构
[1] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra 182320, India
关键词
DeMux; energy dissipation; nanocomputing; QCA; QCA designer‐ E; QCA pro; DOT CELLULAR-AUTOMATA; CIRCUIT; ADDER/SUBTRACTOR; MULTIPLEXER; COMPARATOR; ADDER; GATE; TOOL;
D O I
10.1002/jnm.2907
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantum-dot cellular automata (QCA) is an emerging technology to design logic circuits at the nanoscale level. It has the potential to replace the complementary metal oxide semiconductor (CMOS) technology. In this paper, an optimal, single layered, single clocked 1:2 demultiplexer (DeMux) circuit is proposed using 19 QCA cells in QCA technology. Proposed 1:2 DeMux circuit is further utilized for designing of 1:4 DeMux and 1:8 DeMux circuits using 72 and 206 QCA cells respectively. DeMux is an important module at the receiver side in the communication system. The performance of the proposed DeMux circuits are checked and compared with the available similar designs using QCA Designer-E. Proposed 1:2 DeMux decreases 79.17% layout cost and 50% clock latency as compared to the best reported work in the literature. Proposed 1:4 DeMux reduces 48.57% cells count and 40.63% total area while proposed 1:8 DeMux cuts 63.54% cells count and 64.54% total area as compared to best reported similar works in the literature. Energy dissipation pays an important role to design the energy efficient circuits at nanoscale level. Energy dissipations are estimated using QCA Designer-E and QCA Pro tools. Proposed 1:2 DeMux saves 8.20% total energy dissipation as compared to the existing design.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] Optimal design of passive energy dissipation systems based on H∞ and H2 performances
    Yang, JN
    Lin, S
    Kim, JH
    Agrawal, AK
    EARTHQUAKE ENGINEERING & STRUCTURAL DYNAMICS, 2002, 31 (04): : 921 - 936
  • [42] Design of Reverse Converters for the New RNS Moduli Set {2n+1, 2n-1, 2n, 2n-1+1} (n odd)
    Patronik, Piotr
    Piestrak, Stanislaw J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (12) : 3436 - 3449
  • [43] Positive energy unitary irreducible representations of the superalgebras osp(1|,2n, ℝ)
    V. K. Dobrev
    R. B. Zhang
    Physics of Atomic Nuclei, 2005, 68 : 1660 - 1669
  • [44] On the Design of RNS Reverse Converters for the Four-Moduli Set {2n+1, 2n-1, 2n, 2n+1+1}
    Sousa, Leonel
    Antao, Samuel
    Chaves, Ricardo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1945 - 1949
  • [45] DESIGN OF-1/2n ORDER ANALOG FRACTANCE APPROXIMATION CIRCUIT USING CONTINUED FRACTIONS DECOMPOSITION
    Liu Yan
    Pu Yi-Fei
    Zhou Ji-Liu
    Shen Xiao-Dong
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (04)
  • [46] Efficient VLSI design of residue-to-binary converter for the moduli set (2n, 2n+1-1, 2n-1)
    Lin, Su-Hon
    Sheu, Ming-Hwa
    Wang, Chao-Hsiang
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (07): : 2058 - 2060
  • [47] Comprehensive design and analysis of Gray code counters using 2-dimensional 2-dot 1-electron QCA
    Kakali Datta
    Debarka Mukhopadhyay
    Paramartha Dutta
    Microsystem Technologies, 2022, 28 : 447 - 465
  • [48] Comprehensive design and analysis of Gray code counters using 2-dimensional 2-dot 1-electron QCA
    Datta, Kakali
    Mukhopadhyay, Debarka
    Dutta, Paramartha
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2022, 28 (02): : 447 - 465
  • [49] Design of Reverse Converters for a New Flexible RNS Five-Moduli Set {2k, 2n - 1, 2n + 1, 2n+1 - 1, 2n-1 - 1} (n Even) (vol 36, pg 4593, 2017)
    Patronik, Piotr
    Piestrak, Stanislaw J.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (11) : 5197 - 5197
  • [50] Residue adder design for the modulo set {2n-1; 2n; 2n+1-1} and its application in DCT architecture for HEVC
    Kopperundevi, P.
    Prakash, M. Surya
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,