Multimodal background subtraction for high-performance embedded systems

被引:8
|
作者
Cocorullo, Giuseppe [1 ]
Corsonello, Pasquale [1 ]
Frustaci, Fabio [1 ]
Guachi-Guachi, Lorena-de-los-Angeles [1 ]
Perri, Stefania [1 ]
机构
[1] Univ Calabria, DIMES, Dept Informat Modeling Elect & Syst Engn, Arcavacata Di Rende, Italy
关键词
Image processing; Video systems; Background subtraction; FOREGROUND DETECTION; SEGMENTATION; ALGORITHM; TRACKING; ROBUST; MODEL;
D O I
10.1007/s11554-016-0651-6
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In many computer vision systems, background subtraction algorithms have a crucial importance to extract information about moving objects. Although color features have been extensively used in several background subtraction algorithms, demonstrating high efficiency and performances, in actual applications the background subtraction accuracy is still a challenge due to the dynamic, diverse and complex background types. In this paper, a novel method for the background subtraction is proposed to achieve low computational cost and high accuracy in real-time applications. The proposed approach computes the background model using a limited number of historical frames, thus resulting suitable for a real-time embedded implementation. To compute the background model as proposed here, pixels grayscale information and color invariant H are jointly exploited. Differently from state-of-the-art competitors, the background model is updated by analyzing the percentage changes of current pixels with respect to corresponding pixels within the modeled background and historical frames. The comparison with several traditional and real-time state-of-the-art background subtraction algorithms demonstrates that the proposed approach is able to manage several challenges, such as the presence of dynamic background and the absence of frames free from foreground objects, without undermining the accuracy achieved. Different hardware designs have been implemented, for several images resolutions, within an Avnet ZedBoard containing an xc7z020 Zynq FPGA device. Post-place and route characterization results demonstrate that the proposed approach is suitable for the integration in low-cost high-definition embedded video systems and smart cameras. In fact, the presented system uses 32 MB of external memory, 6 internal Block RAM, less than 16,000 Slices FFs, a little more than 20,000 Slices LUTs and it processes Full HD RGB video sequences with a frame rate of about 74 fps.
引用
收藏
页码:1407 / 1423
页数:17
相关论文
共 50 条
  • [41] Adaptivity in high-performance embedded systems: a reactive control model for reliable and flexible design
    Yu, Huafeng
    Gamatie, Abdoulaye
    Rutten, Eric
    Dekeyser, Jean-Luc
    [J]. KNOWLEDGE ENGINEERING REVIEW, 2014, 29 (04): : 433 - 451
  • [42] Valent-Blocks: Scalable High-Performance Compilation of WebAssembly Bytecode For Embedded Systems
    Scheidl, Fabian
    [J]. 2020 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRONICS & COMMUNICATIONS ENGINEERING (ICCECE, 2020, : 119 - 124
  • [43] An Analyzable Inter-core Communication Framework for High-Performance Multicore Embedded Systems
    Tabish, Rohan
    Wen, Jen-Yang
    Pellizzoni, Rodolfo
    Mancuso, Renato
    Yun, Heechul
    Caccamo, Marco
    Sha, Lui Raymond
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 118
  • [44] High-performance cellular automata random number generators for embedded probabilistic computing systems
    Shackleford, B
    Tanaka, M
    Carter, RJ
    Snider, G
    [J]. 2002 NASA/DOD CONFERENCE ON EVOLABLE HARDWARE, PROCEEDINGS, 2002, : 191 - 200
  • [45] Exploration of Memory Hierarchy Configurations for Efficient Garbage Collection on High-Performance Embedded Systems
    Manuel Velasco, Jose
    Atienza, David
    Olcoz, Katzalin
    [J]. GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 3 - 8
  • [46] Special Section on High-Performance Computing for Embedded Multi-Core Systems Preface
    Guo, Min-Yi
    Shao, Zi-Li
    Sha, Edwin Hsing-Mean
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 26 (03) : 373 - 374
  • [47] Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems
    Papagiannopoulou, Dimitra
    Capodanno, Giuseppe
    Moreshet, Tali
    Herlihy, Maurice
    Bahar, R. Iris
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [48] Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems
    Panic, Milos
    Hernandez, Carles
    Quinones, Eduardo
    Abella, Jaume
    Cazorla, Francisco J.
    [J]. 2016 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2016,
  • [49] Low-power warp processor for power efficient high-performance embedded systems
    Lysecky, Roman
    [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 141 - 146
  • [50] The challenges for high performance embedded systems
    Duranton, Marc
    [J]. DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 3 - 7