Design of new reversible quaternary flip-flops

被引:6
|
作者
Haghparast, Majid [1 ]
Dousttalab, Neda [2 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Yadegar E Imam Khomeini RAH Shahre Rey Branch, Tehran, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Ahar Branch, Ahar, Iran
关键词
Reversible circuit; quantum gate; quaternary flip-flops;
D O I
10.1142/S0219749917500241
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-valued quantum operations have several advantages over binary operators. They decrease the number of essential data sending lines dramatically, which reduces the internal connections and thus can improve the circuit effciency. In this paper, new reversible quaternary flip-flops are proposed which decrease the number of internal connectors and complexity of the circuits. So, the speed of circuits is increased. The implementation of synchronous sequential circuits requires memory elements. The proposed flip-flops need solely one memory element.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] A FLAP OVER FLIP-FLOPS
    RESKE, HJ
    ABA JOURNAL, 1994, 80 : 12 - &
  • [42] Fuzzy flip-flops revisited
    Koczy, Laszlo T.
    Lovassy, Rita
    THEORETICAL ADVANCES AND APPLICATIONS OF FUZZY LOGIC AND SOFT COMPUTING, 2007, 42 : 643 - +
  • [43] A NEW ECONOMICAL IMPLEMENTATION FOR SCANNABLE FLIP-FLOPS IN MOS
    BHAVSAR, DK
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (03): : 52 - 56
  • [44] Correction to: Reversible Flip-Flops in Quantum-Dot Cellular Automata
    Samaneh Kazemi Rad
    Saeed Rasouli Heikalabad
    International Journal of Theoretical Physics, 2018, 57 : 299 - 299
  • [45] Design and Analysis of Low Power Master Slave Flip-Flops
    Khan, Imran Ahmed
    Beg, Mirza Tariq
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2013, 43 (01): : 41 - 49
  • [46] Clock Controlled Hybrid-latch flip-flops Design
    Jia Song
    Yan Shilin
    Wu Fengfeng
    Wang Yuan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 896 - 898
  • [47] DESIGN OF TESTABLE SEQUENTIAL-CIRCUITS BY REPOSITIONING FLIP-FLOPS
    DEY, S
    CHAKRADHAR, ST
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 105 - 114
  • [48] Dual Edge Triggered Flip-Flops for Noise Aware Design
    Miura, Yukiya
    2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 217 - 217
  • [49] FUZZY JK FLIP-FLOPS AS COMPUTATIONAL STRUCTURES - DESIGN AND IMPLEMENTATION
    DIAMOND, J
    PEDRYCZ, W
    MCLEOD, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (03): : 215 - 226
  • [50] Nanometer Flip-Flops Design in the E-D Space
    Alioto, Massimo
    Consoli, Elio
    Palumbo, Gaetano
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 132 - 135