Write-Back Technique for Single-Ended 7T SRAM cell

被引：0

作者：

Melikyan, Vazgen ^{[1
]}

Avetisyan, Aram ^{[1
]}

Babayan, Davit ^{[1
]}

Safaryan, Karo ^{[1
]}

Hakhverdyan, Tigran ^{[1
]}

机构：

[1] Synopsys Armenia CJSC, Arshakunyats 41, Yerevan, Armenia

来源：

2017 IEEE 37TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO) | 2017年

关键词：

Memory; Static Random Access Memory; Write Back; stability; variation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the new Write-Back scheme, which solve the half-select operation problem and faster than conventional Write-Back technique for memory array with seven-transistor (7T) single-ended static random access memory (SE-SRAM) bit cell. Data in the cells are sensitive and flipping can happen, so proposed scheme improves the stability issue for half-selected cells without performance degradation.

引用

页码：112 / 115

页数：4

共 50 条

[31] Single-Ended 8T SRAM cell with high SNM and low power/energy consumption
Mohagheghi, Javad
Ebrahimi, Behzad
Torkzadeh, Pooya
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (10) : 1733 - 1755
[32] Reliable single-ended ultra-low power GNRFETs-based 9T SRAM cell with improved read and write operations
Patel, Pramod Kumar
Malik, M. M.
Gupta, Tarun K.
[J]. MICROELECTRONICS RELIABILITY, 2024, 153
[33] A single-ended low leakage and low voltage 10T SRAM cell with high yield
Eslami, Nima
Ebrahimi, Behzad
Shakouri, Erfan
Najafi, Deniz
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 263 - 274
[34] Read Write Stability of Dual-Vt 7T SRAM Cell at 45 nm Technology
Akashe, Shyam
Sharma, Sanjay
[J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (01) : 69 - 72
[35] Sensing Schemes of Sense Amplifier for Single-ended SRAM
Chandras, Ameya
Bhaaskaran, V. S. Kanchana
[J]. 2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 379 - 384
[36] A Single Ended Write Double Ended Read Decoupled 8-T SRAM Cell with Improved Read Stability and Writability
Pal, Soumitra
Arif, Shahnawaz
[J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2015,
[37] A 32 nm single-ended single-port 7T static random access memory for low power utilization
Rawat, Bhawna
Mittal, Poornima
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (09)
[38] A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM
Wang, Chua-Chin
Tolentino, Lean Karlo S.
Huang, Chia-Yi
Yeh, Chia-Hung
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (12) : 2172 - 2185
[39] A 4 x 4 8T-SRAM array with single-ended read and differential write scheme for low voltage applications
Duari, Chusen
Birla, Shilpi
Singh, Amit Kumar
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (06)
[40] A Single-Ended TG Based 8T SRAM Cell With Increased Data Stability and Less Delay
Tripathy, Dhananjaya
Manasneha, Tarangini
Das, Varun
[J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1282 - 1285

← 1 2 3 4 5 →