共 50 条
- [41] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction Journal of Signal Processing Systems, 2016, 82 : 331 - 343
- [42] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 331 - 343
- [43] GF(2m) Multiplier using Polynomial Residue Number System 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1514 - 1517
- [46] A combined multiplication/division algorithm for efficient design of ECC over GF(2m) TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 974 - 977
- [47] Parallel Montgomery multiplication and squaring over GF(2m) based on cellular automata COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2004, PT 4, 2004, 3046 : 196 - 205
- [49] Low complexity semi-systolic multiplication architecture over GF(2m) IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
- [50] Efficient Parallel and Serial Systolic Structures for Multiplication and Squaring Over GF(2m) CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2019, 42 (02): : 114 - 120