A very low-power CMOS mixed-signal IC for implantable pacemaker applications

被引:244
|
作者
Wong, LSY [1 ]
Hossain, S
Ta, A
Edvinsson, J
Rivas, DH
Nääs, H
机构
[1] Cardiac Rhythm Management Div, Sunnyvale, CA 94086 USA
[2] St Jude Med AB, S-17584 Jarfalla, Sweden
关键词
analog-digital conversion; biomedical equipment; digital-analog conversion; high voltage; implantable biomedical devices; leakage cancellation; low power; subthreshold; switched-capacitor circuits; switched-capacitor filters;
D O I
10.1109/JSSC.2004.837027
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low power consumption is crucial for medical implant devices. A single-chip, very-low-power interface IC used in implantable pacemaker systems is presented. It contains amplifiers, filters, ADCs, battery management system, voltage multipliers, high voltage pulse generators, programmable logic and timing control. A few circuit techniques are proposed to achieve nanopower circuit operations within submicron CMOS process. Subthreshold transistor designs and switched-capacitor circuits are widely used. The 200 k transistor IC occupies 451 mm(2), is fabricated in a 0.5-mum two-poly three-metal multi-V-t process, and consumes 8 muW.
引用
收藏
页码:2446 / 2456
页数:11
相关论文
共 50 条
  • [31] ANALOG AND MIXED-SIGNAL IC DESIGN
    MASSARA, R
    STEPTOE, K
    IEE REVIEW, 1992, 38 (02): : 75 - 79
  • [32] Mixed-signal CMOS fuzzifier with emphasis in power consumption.
    Carvajal, RG
    Torralba, A
    Colodro, F
    Franquelo, LG
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 929 - 933
  • [33] Rethinking mixed-signal IC design
    Manganaro, Gabriele
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 552 - 556
  • [34] Supply Boosting Technique for Designing Very Low-Voltage Mixed-Signal Circuits in Standard CMOS
    Mesgarani, Ali
    Alam, Mustafa N.
    Nelson, Fan. Z.
    Ay, Suat U.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 893 - 896
  • [35] Low temperature process flow optimisation for 65nm CMOS mixed-signal applications
    Duriez, B
    Morin, P
    Tavel, B
    Froment, B
    Gouraud, P
    Roy, D
    Rochereau, K
    Difrenza, R
    Margin, A
    Denais, M
    Bidaud, M
    Stolk, P
    Woo, M
    Arnaud, F
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 197 - 200
  • [36] A New Low Power Mixed-Signal Digital Voltage Mode CMOS Fuzzy Logic Controller
    Ghasemzadeh, Mehdi
    Hadidi, Khayrollah
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (02) : 738 - 755
  • [37] A Low-Power 0.7 μVrms 32-Channel Mixed-Signal Circuit for ECoG Recordings
    Robinet, Stephanie
    Audebert, Patrick
    Regis, Guillaume
    Zongo, Brice
    Beche, Jean-Francois
    Condemine, Cyril
    Filipe, Sabine
    Charvet, Guillaume
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (04) : 451 - 460
  • [38] A New Low Power Mixed-Signal Digital Voltage Mode CMOS Fuzzy Logic Controller
    Mehdi Ghasemzadeh
    Khayrollah Hadidi
    Circuits, Systems, and Signal Processing, 2021, 40 : 738 - 755
  • [39] Low-power mixed-signal CVNS-based 64-bit adder for media signal processing
    Mirhassani, Mitra
    Ahmadi, Majid
    Jullien, Graham A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1141 - 1150
  • [40] Low-power CMOS IC for function electrical stimulation of nerves
    Li, Wenyuan
    Wang, Zhigong
    Zhang, Zhenyu
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (03): : 393 - 397