Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

被引:7
|
作者
Singh, Kunal [1 ]
Kumar, Mirgender [1 ]
Goel, Ekta [1 ]
Singh, Balraj [1 ]
Dubey, Sarvesh [2 ]
Kumar, Sanjay [1 ]
Jit, Satyabrata [1 ]
机构
[1] Indian Inst Technol BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India
[2] Shri Ramswaroop Mem Univ, Fac Elect & Commun Engn, Lucknow Deva Rd, Barabanki 225003, India
关键词
DG MOSFETs; ultra-shallow junction (USJ); straggle parameter; drain-induced barrier lowering (DIBL); short-channel effects (SCEs); gate underlap; loss of switching speed; SIMULATION; FINFET;
D O I
10.1007/s11664-015-4254-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new two-dimensional (2D) analytical model for the potential distribution and threshold voltage of the short-channel symmetric gate underlap ultrathin DG MOSFETs with a lateral Gaussian doping profile in the source (S)/drain (D) region. The parabolic approximation and conformal mapping techniques have been explored for solving the 2D Poisson's equation to obtain the channel potential function of the device. The effects of straggle parameter (of the lateral Gaussian doping profile in the S/D region), underlap length, gate length, channel thickness and oxide thickness on the surface potential and threshold voltage have been investigated. The loss of switching speed due to the drain-induced barrier lowering (DIBL) has also been reported. The proposed model results have been validated by comparing them with their corresponding TCAD simulation data obtained by using the commercially available 2D ATLAS (TM) simulation software.
引用
收藏
页码:2184 / 2192
页数:9
相关论文
共 50 条
  • [21] Study of Gate Misalignment effects in Single-Material Double-Gate (SMDG) MOSFET Considering source and drain Lateral Gaussian Doping Profile
    Diwakar, Himanshu
    Nayak, Suvendu
    Kumar, Rohit
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 11 - 14
  • [22] Accurate modeling of the influence of back gate bias and interface roughness on the threshold voltage of nanoscale DG MOSFETs
    Biswas, Abhijit
    Bhattacherjee, Swagata
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 363 - 370
  • [23] Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs: Analytical model and design considerations
    Kranti, Abhinav
    Armstrong, G. Alastair
    SOLID-STATE ELECTRONICS, 2006, 50 (03) : 437 - 447
  • [24] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 520 - 526
  • [25] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 520 - 526
  • [26] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [27] Subthreshold Current Model for Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2011, 8 (07) : 1296 - 1303
  • [28] Threshold Voltage Modeling of Short-Channel DG MOSFETs with Non-Uniform Doping in the Vertical Direction
    Kumar, Sanjay
    Goel, Ekta
    Rawat, Gopal
    Singh, Kunal
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, S.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 263 - 266
  • [29] Analytical Model for the Threshold Voltage of a Double Gate Tunneling MOSFET Including the Source/Drain Depletion Regions
    Ghaffari, Mahshad
    Hashemi, Seyed Amir
    PROCEEDINGS OF 2018 THE 10TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE), 2018, : 226 - 230
  • [30] Analytic modeling of potential and threshold voltage for short-channel thin-body fully depleted silicon-on-insulator MOSFETs with a vertical Gaussian doping profile
    Wei, Sufen
    Zhang, Guohe
    Shao, Zhibiao
    Huang, Huixiang
    Geng, Li
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (10)