Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

被引:7
|
作者
Singh, Kunal [1 ]
Kumar, Mirgender [1 ]
Goel, Ekta [1 ]
Singh, Balraj [1 ]
Dubey, Sarvesh [2 ]
Kumar, Sanjay [1 ]
Jit, Satyabrata [1 ]
机构
[1] Indian Inst Technol BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India
[2] Shri Ramswaroop Mem Univ, Fac Elect & Commun Engn, Lucknow Deva Rd, Barabanki 225003, India
关键词
DG MOSFETs; ultra-shallow junction (USJ); straggle parameter; drain-induced barrier lowering (DIBL); short-channel effects (SCEs); gate underlap; loss of switching speed; SIMULATION; FINFET;
D O I
10.1007/s11664-015-4254-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new two-dimensional (2D) analytical model for the potential distribution and threshold voltage of the short-channel symmetric gate underlap ultrathin DG MOSFETs with a lateral Gaussian doping profile in the source (S)/drain (D) region. The parabolic approximation and conformal mapping techniques have been explored for solving the 2D Poisson's equation to obtain the channel potential function of the device. The effects of straggle parameter (of the lateral Gaussian doping profile in the S/D region), underlap length, gate length, channel thickness and oxide thickness on the surface potential and threshold voltage have been investigated. The loss of switching speed due to the drain-induced barrier lowering (DIBL) has also been reported. The proposed model results have been validated by comparing them with their corresponding TCAD simulation data obtained by using the commercially available 2D ATLAS (TM) simulation software.
引用
收藏
页码:2184 / 2192
页数:9
相关论文
共 50 条
  • [1] Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Mirgender Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Sanjay Kumar
    Satyabrata Jit
    Journal of Electronic Materials, 2016, 45 : 2184 - 2192
  • [2] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 579 - 584
  • [3] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Mirgender Kumar
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 579 - 584
  • [4] Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile
    Nandi, Ashutosh
    Saxena, Ashok K.
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3705 - 3709
  • [5] A 2DAnalytical Model of the Channel Potential and Threshold Voltage of Double-Gate (DG) MOSFETs With Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Kumar, Surendra
    Mittal, Samarth
    Srivastava, Vaibhav
    Pandey, Utkarsh
    Jit, S.
    2009 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES, 2009, : 52 - 55
  • [6] A Threshold Voltage Model for the Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2011, 6 (02) : 207 - 213
  • [7] Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs
    Svilicic, B.
    Jovanovic, V.
    Suligoj, T.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 540 - 547
  • [8] Modeling source/drain lateral Gaussian doping profile of DG-MOSFET using Green's function approach
    Shukla, Alok Kumar
    Nandi, Ashutosh
    Dasgupta, Sudeb
    SOLID-STATE ELECTRONICS, 2020, 171
  • [9] Quantum mechanical analytical modeling of nanoscale DG FinFET: evaluation of potential, threshold voltage and source/drain resistance
    Raj, Balwinder
    Saxena, A. K.
    Dasgupta, S.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (04) : 1131 - 1137
  • [10] Effect of Source/Drain Lateral Straggle on Distortion and Intrinsic Performance of Asymmetric Underlap DG-MOSFETs
    Koley, Kalyan
    Dutta, Arka
    Saha, Samar K.
    Sarkar, Chandan K.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06): : 135 - 144