Multimedia enhanced general-purpose processors

被引：0
|
作者：
Wong, S [1 ]
Cotofana, S [1 ]
Vassiliadis, S [1 ]
机构：
[1] Delft Univ Technol, Dept Elect Engn, Delft, Netherlands
来源：
2000 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, PROCEEDINGS VOLS I-III | 2000年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a multimedia enhanced general-purpose processor (GPP) architecture. An M(+)GPP enhanced architecture embodies a (regular) GPP architecture and a multimedia extension. The multimedia extension consists of a number of new multimedia dedicated instructions and (possibly new) hardware units to support their execution. Additionally, reconfigurable hardware units (RHUs) to support the execution of the new multimedia dedicated instructions are discussed. Finally, some implications of applying the M(+)GPP concept Go the superscalar and VLIW GPP architectures are presented.
引用
收藏
页码：1493 / 1496
页数：4
相关论文
共 50 条
  • [31] An Overflow-free Quantized Memory Hierarchy in General-purpose Processors
    Lenjani, Marzieh
    Gonzalez, Patricia
    Sadredini, Elaheh
    Rahman, M. Arif
    Stan, Mircea R.
    [J]. PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC 2019), 2019, : 203 - 215
  • [32] Mat-core: A matrix core extension for general-purpose processors
    Soliman, Mostafa I.
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 304 - 310
  • [33] Work in Progress - Course Development of Programming for General-Purpose Multicore Processors
    Zhang, Wei
    [J]. 2011 FRONTIERS IN EDUCATION CONFERENCE (FIE), 2011,
  • [34] A Tensor Marshaling Unit for Sparse Tensor Algebra on General-Purpose Processors
    Siracusa, Marco
    Soria-Pardos, Victor
    Sgherzi, Francesco
    Randall, Joshua
    Joseph, Douglas J.
    Moreto Planas, Miquel
    Armejach, Adria
    [J]. 56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 1332 - 1346
  • [35] A performance study of general-purpose applications on graphics processors using CUDA
    Che, Shuai
    Boyer, Michael
    Meng, Jiayuan
    Tarjan, David
    Sheaffer, Jeremy W.
    Skadron, Kevin
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2008, 68 (10) : 1370 - 1380
  • [36] GENERAL-PURPOSE OPTICAL-PATTERN RECOGNITION IMAGE-PROCESSORS
    CASASENT, D
    [J]. PROCEEDINGS OF THE IEEE, 1994, 82 (11) : 1724 - 1734
  • [37] On leakage power optimization in clock tree networks for ASICs and general-purpose processors
    Homayoun, Houman
    Golshan, Shahin
    Bozorgzadeh, Eli
    Veidenbaum, Alexander
    Kurdahi, Fadi J.
    [J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2011, 1 (01): : 75 - 87
  • [38] AN ELECTRONIC NEUROCOMPUTER USING GENERAL-PURPOSE FLOATING POINT DIGITAL SIGNAL PROCESSORS
    IWATA, A
    SATO, Y
    SUZUMURA, N
    MATSUDA, S
    YOSHIDA, Y
    [J]. IMAGES OF THE TWENTY-FIRST CENTURY, PTS 1-6, 1989, 11 : 2036 - 2037
  • [39] A Next-Generation Side-Channel Detector for General-Purpose Processors
    Carlson, Trevor E.
    [J]. 2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [40] A New Basis for Shifters in General-Purpose Processors for Existing and Advanced Bit Manipulations
    Hilewitz, Yedidya
    Lee, Ruby B.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (08) : 1035 - 1048
12345