Efficient Implementation of a Multi-Level Parallel in Time Algorithm

被引：13
|
作者：
Emmett, Matthew [1 ]
Minion, Michael L. [2 ]
机构：
[1] Univ Calif Berkeley, Lawrence Berkeley Natl Lab, Berkeley, CA 94720 USA
[2] Stanford Univ, Inst Computat & Math Engn, Stanford, CA USA
来源：
DOMAIN DECOMPOSITION METHODS IN SCIENCE AND ENGINEERING XXI | 2014年 / 98卷
关键词：
SPECTRAL DEFERRED CORRECTIONS; PARAREAL;
D O I：
10.1007/978-3-319-05789-7_33
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：359 / 366
页数：8
相关论文
共 50 条
  • [21] Optimization of the structure of multi-level parallel assembling
    Riismaa, T
    Randvee, I
    Vain, J
    [J]. INTELLIGENT MANUFACTURING SYSTEMS 2003, 2003, : 235 - 238
  • [22] PMLS - A PARALLEL MULTI-LEVEL VLSI SIMULATOR
    APOSPORIDIS, E
    LOHNERT, F
    MEHRING, P
    HOPPE, F
    POST, HU
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 571 - 577
  • [23] A multi-level and parallel strategy for structural analysis
    Dureisseix, D
    Ladeveze, P
    [J]. COMPUTATIONAL PLASTICITY: FUNDAMENTALS AND APPLICATIONS, PTS 1 AND 2, 1997, : 1790 - 1797
  • [24] Parallel and multi-level strategies for structural analysis
    Dureisseix, D
    Ladeveze, P
    [J]. NUMERICAL METHODS IN ENGINEERING '96, 1996, : 599 - 604
  • [25] AN EFFICIENT GENETIC ALGORITHM FOR SOLVING THE MULTI-LEVEL UNCAPACITATED FACILITY LOCATION PROBLEM
    Maric, Miroslav
    [J]. COMPUTING AND INFORMATICS, 2010, 29 (02) : 183 - 201
  • [26] An Efficient Multi-Level Algorithm for 3D-IC TSV Assignment
    Hao, Cong
    Yoshimura, Takeshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (03) : 776 - 784
  • [27] Re-inspiring the genetic algorithm with multi-level selection theory: multi-level selection genetic algorithm
    Sobey, A. J.
    Grudniewski, P. A.
    [J]. BIOINSPIRATION & BIOMIMETICS, 2018, 13 (05)
  • [28] Implementation of an Online Multi-level and Device-Independent Time and Attendance System
    Xenis, Christos
    [J]. PRODUCT-FOCUSED SOFTWARE PROCESS IMPROVEMENT, 2013, 7983 : 4 - 4
  • [29] Multi-level implementation of delay - Insensitive logic
    Lemberski, I
    Kim, K
    [J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : B187 - B190
  • [30] Efficient implementation of multi-level Dragonfly networks with Hamming graph for future optical networks
    Heba A. Hassan
    Amr A. Al-Awamry
    M. B. Abdelhalim
    Fathi E. Abd El-Samie
    [J]. Journal of Optics, 2023, 52 : 2188 - 2198
12345