Translinear Circuit for 2-D Analog Error Correction

被引:0
|
作者
Taylor, Robert M., Jr. [1 ]
机构
[1] Mitre Corp, 7525 Colshire Dr, Mclean, VA 22102 USA
关键词
analog error correction; subthreshold CMOS; translinear; analog coding; source-channel coding; analog VLSI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog error correction allows discrete-time continuous-alphabet signals to be protected against channel impairment without the need for a digital representation or digital circuit. This is a powerful way to distribute the representation of an analog value across multiple wires or multiple devices in a manner similar to how digital representations distribute bits across multiple wires and devices to create digital words. In this paper we propose a translinear circuit implementation of a class of analog error correction schemes proposed in [1]. We use subthreshold analog CMOS circuits as our medium of choice due to their strong potential for enabling ultra-low power processing and powerful native universal computational ability. We focus on the simplest case of a two-dimensional analog codeword (one analog value represented across two wires) and contrast this formulation with simple two-dimensional digital quantization. We demonstrate through SPICE simulations that our analog codec attains a strong performance advantage over digital quantization methods, and we give an example of analog source-channel coding applied to images.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Error Event Characterization on 2-D ISI Channels
    Demirkan, Ismail
    Siegel, Paul H.
    Wolf, Jack K.
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2009, 55 (03) : 1146 - 1152
  • [22] Error event characterization on 2-D ISI channels
    Demirkan, Ismail
    Siegel, Paul H.
    Wolf, Jack K.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, 2006, : 1095 - +
  • [23] 2-D or not 2-D?
    Rao, SS
    [J]. FORBES, 1999, 164 (12): : 234 - 234
  • [24] 2-D Compact Model for Drain Current of Fully Depleted Nanoscale GeOI MOSFETs for Improved Analog Circuit Design
    Mondal, Chandrima
    Biswas, Abhijit
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2525 - 2531
  • [25] Neuromorphic analog VLSI sensors for 2-D direction of motion
    Deutschmann, RA
    Higgins, CM
    Koch, C
    [J]. PROCEEDINGS OF THE 4TH JOINT SYMPOSIUM ON NEURAL COMPUTATION, VOL 7, 1997, : 76 - 81
  • [26] ANALOG REALIZATIONS OF 2-D OPERATIONS FOR RASTER SCANNED IMAGES
    SIDAHMED, MA
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (05) : 907 - 917
  • [27] Analog CMOS Chipset for a 2-D Sound Localization System
    Ivan Grech
    Joseph Micallef
    Tanya Vladimirova
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 41 : 167 - 184
  • [28] Analog CMOS chipset for a 2-D sound localization system
    Grech, I
    Micallef, J
    Vladimirova, T
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (2-3) : 167 - 184
  • [29] An analog current-mode 2-D DCT implementation
    Pänkäälä, M
    Poikonen, J
    Vesalainen, L
    Paasio, A
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 245 - 248
  • [30] Design for built-in FPGA reliability via fine-grained 2-D error correction codes
    Ahilan, A.
    Deepa, P.
    [J]. MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 2108 - 2112