共 50 条
- [1] Automatic C-to-CUDA Code Generation for Affine Programs [J]. COMPILER CONSTRUCTION, PROCEEDINGS, 2010, 6011 : 244 - +
- [2] A Holistic Approach to Automatic Mixed-Precision Code Generation and Tuning for Affine Programs [J]. PROCEEDINGS OF THE 29TH ACM SIGPLAN ANNUAL SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, PPOPP 2024, 2024, : 55 - 67
- [4] A code generation algorithm for affine partitioning framework [J]. 11th International Conference on Parallel and Distributed Systems Workshops, Vol II, Proceedings,, 2005, : 17 - 21
- [6] GPU Code Generation of Cardiac Electrophysiology Simulation with MLIR [J]. EURO-PAR 2023: PARALLEL PROCESSING, 2023, 14100 : 549 - 563
- [8] Translating imperative affine nested loop programs into process networks [J]. EMBEDDED PROCESSOR DESIGN CHALLENGES: SYSTEMS, ARCHITECTURES, MODELLING, AND SIMULATION - SAMOS, 2002, 2268 : 89 - 111
- [10] Scalable GPU Communication with Code Generation on Stencil Applications [J]. 2019 31ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2019), 2019, : 88 - 95