Efficient Design and Implementation of Multiplierless FIR Filter

被引:0
|
作者
Dangra, Komal H. [1 ]
Gawande, G. S. [2 ]
机构
[1] SSGMCE Shegaon, Digital Elect, Shegaon, Maharashtra, India
[2] SSGMCE Shegaon, Dept E & TC, Shegaon, Maharashtra, India
关键词
Multiplierless; FIR filter; dynamic power; coefficient optimization;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
FIR filter is a basic part used in Digital Signal Processing application because of its linear phase, stability, low cost and simple structure. The drawback of FIR digital filters is its high hardware complexity due to large number of multiplications. This paper introduced a novel design methodology for implementing Multiplierless FIR filter in hardware. The proposed algorithm aiming at the reduction of hardware cost by minimizing the number of sign power of two terms (non zero terms) in filter coefficient. In this paper, we implemented multiplierless FIR filter with and without optimized coefficients and their performances are compared in terms of speed, power, and area. It is observed that the power consumption for multiplierless FIR filter with unoptimized coefficient is 0.182W and the power consumption for multiplierless FIR filter with optimized coefficient is 0.176W. It also consumes fewer resources as compare to unoptimized coefficient multiplierless FIR filter.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Design and implementation of a reconfigurable FIR filter
    Chen, KH
    Chiueh, TD
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 205 - 208
  • [22] EFFICIENT DESIGN OF 2-D MULTIPLIERLESS FIR FILTERS BY TRANSFORMATION
    PEI, SC
    JAW, SB
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (04): : 436 - 438
  • [23] FPGA Realisation of Multiplierless FIR Filter Architectures
    Pari, Britto J.
    Rani, Joy Vasantha S. P.
    Soundarya, A. Selestin
    Vineeth, B.
    Vijayakumar, P.
    [J]. 2015 3rd International Conference on Signal Processing, Communication and Networking (ICSCN), 2015,
  • [24] Maximally Flat CIC Compensation Filter: Design and Multiplierless Implementation
    Fernandez-Vazquez, Alfonso
    Jovanovic Dolecek, Gordana
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (02) : 113 - 117
  • [25] Efficient sparse FIR filter design
    Mattera, D
    Palmieri, F
    Haykin, S
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 1537 - 1540
  • [26] AN EFFICIENT IMPLEMENTATION OF LAWSONS ALGORITHM WITH APPLICATION TO COMPLEX CHEBYSHEV FIR FILTER DESIGN
    TSENG, CY
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (04): : 245 - 260
  • [27] A GENERALIZED STRUCTURAL SUBBAND DECOMPOSITION OF FIR FILTERS AND ITS APPLICATION IN EFFICIENT FIR FILTER DESIGN AND IMPLEMENTATION
    MITRA, SK
    MAHALANOBIS, A
    SARAMAKI, T
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (06): : 363 - 374
  • [28] Efficient Implementation of Multiplierless Recursive Lowpass FIR Filters using Computer Algebra System
    Pavlovic, Vlastimir
    Lutovac, Miroslav
    Lutovac, Maja
    [J]. 2013 11TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES (TELSIKS), VOLS 1 AND 2, 2013, : 65 - 68
  • [29] ANALOG MULTIPLIERLESS LMS ADAPTIVE FIR FILTER STRUCTURES
    HUANG, QT
    MOSCHYTZ, GS
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (12): : 790 - 794
  • [30] An optimal algorithm for low power multiplierless FIR filter design using chebychev criterion
    Karakonstantis, Georgios
    Roy, Kaushik
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, : 49 - +