A compact correlation filter for on-chip learning in a spiking neural network

被引:0
|
作者
Allen, Jacob N. [1 ]
Abdel-Aty-Zohdy, Hoda S. [1 ]
Ewing, Robert L. [2 ]
机构
[1] Oakland Univ, Microelect Syst Design Lab, Dept Elect & Comp Engn, Rochester, MI 48309 USA
[2] Wright Patterson Air Force Base, Air Force Res Labs, Informat Directorate, Ohira 45433, Japan
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A Hebbian learning algorithm based on proportion sampling is presented that can be used to implement on-chip learning for a binary spiking neural network. A correlation filter estimates when statistical independence has been obtained between subsequent samples. Simulation shows that the correlation filter reduces falsely learned connections in environments were inputs are randomly activated an average of 83% of the total time. A correlation filter for 255 binary samples is implemented using 21 gates and a surface area of .0008cm(2) for a .5 mu fabrication process. Compared to traditional neural networks, the spiking neural network learned an odor in a single epoch resulting in only a 7% error, while classical learning algorithms required multiple epochs and typically resulted in 30% error.
引用
下载
收藏
页码:733 / +
页数:2
相关论文
共 50 条
  • [1] An Analog Probabilistic Spiking Neural Network with On-Chip Learning
    Hsieh, Hung-Yi
    Li, Pin-Yi
    Tang, Kea-Tiong
    NEURAL INFORMATION PROCESSING (ICONIP 2017), PT VI, 2017, 10639 : 777 - 785
  • [2] On-Chip Unsupervised Learning Using STDP in a Spiking Neural Network
    Gupta, Abhinav
    Saurabh, Sneh
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 365 - 376
  • [3] An on-chip learning neural network
    Bo, GM
    Caviglia, DD
    Valle, M
    IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
  • [4] Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network Architectures
    Nazari, Najmeh
    Gubbi, Kevin Immanuel
    Latibari, Banafsheh Saber
    Chowdhury, Muhtasim Alam
    Fang, Chongzhou
    Sasan, Avesta
    Rafatirad, Setareh
    Homayoun, Houman
    Salehi, Soheil
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [5] Memory Organization and Structures for On-Chip Learning in Spiking Neural Networks
    Schaefer, Clemens J. S.
    Joshi, Siddharth
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 599 - 602
  • [6] Architectural Exploration for On-chip, Online Learning in Spiking Neural Networks
    Roy, Subhrajit
    Kar, Sougata Kumar
    Basu, Arindam
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 128 - 131
  • [7] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [8] Hybrid Spintronic-CMOS Spiking Neural Network with On-Chip Learning: Devices, Circuits, and Systems
    Sengupta, Abhronil
    Banerjee, Aparajita
    Roy, Kaushik
    PHYSICAL REVIEW APPLIED, 2016, 6 (06):
  • [9] SC-PLR: An Approximate Spiking Neural Network Accelerator with On-Chip Predictive Learning Rule
    Liu W.
    Xiao S.
    Liu Y.
    Yu Z.
    IEEE Transactions on Biomedical Circuits and Systems, 2024, 18 (05) : 1 - 10
  • [10] An On-chip Spiking Neural Network for Estimation of the Head Pose of the iCub Robot
    Kreiser, Raphaela
    Renner, Alpha
    Leite, Vanessa R. C.
    Serhan, Baris
    Bartolozzi, Chiara
    Glover, Arren
    Sandamirskaya, Yulia
    FRONTIERS IN NEUROSCIENCE, 2020, 14