共 50 条
- [41] High-level synthesis under I/O timing and memory constraints 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 680 - 683
- [42] A robust and scalable technique for the constraints solving problem in high-level verification 4TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2003, : 95 - 100
- [44] Theory of constraints and application conditions: From graphs to high-level structures Fundam Inf, 2006, 1 (135-166):
- [48] High-level synthesis based upon dependence graph for multi-FPGA INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2003, 33 (04): : 267 - 275
- [50] A Portable, High-Level Graph Analytics Framework Targeting Distributed, Heterogeneous Systems PROCEEDINGS OF WACCPD 2016: THIRD WORKSHOP ON ACCELERATOR PROGRAMMING USING DIRECTIVES, 2016, : 79 - 88