Direction-Reversible Self-Timed Cellular Automata for Delay-Insensitive Circuits

被引:0
|
作者
Morrison, Daniel [1 ]
Ulidowski, Irek [1 ]
机构
[1] Univ Leicester, Dept Comp Sci, Leicester LE1 7RH, Leics, England
关键词
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
We introduce a new Self-Timed Cellular Automaton capable of simulating reversible delay-insensitive (DI) circuits. In addition to a number of reversibility and determinism properties, our STCA exhibits direction-reversibility, where reversing the direction of a signal and running a circuit forwards is equivalent to running the circuit in reverse. We define also several extensions of the STCA which allow us to realise three larger classes of DI circuits, including parallel circuits. We then show which of the reversibility, determinism and direction-reversibility properties hold for these classes of circuits.
引用
收藏
页码:367 / 377
页数:11
相关论文
共 50 条
  • [1] Direction-reversible self-timed cellular automata for delay-insensitive circuits
    Morrison, Daniel
    Ulidowski, Irek
    [J]. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8751 : 367 - 377
  • [2] Direction-Reversible Self-Timed Cellular Automata for Delay-Insensitive Circuits
    Morrison, Daniel
    Ulidowski, Irek
    [J]. JOURNAL OF CELLULAR AUTOMATA, 2017, 12 (1-2) : 101 - 120
  • [3] A GALS Delay-insensitive Self-timed Wrapper for Network on Chips
    Guan, Xuguang
    Zhou, Duan
    Yang, Yintang
    Zhu, Zhangming
    [J]. PROCEEDINGS OF THE 2009 PACIFIC-ASIA CONFERENCE ON CIRCUITS, COMMUNICATIONS AND SYSTEM, 2009, : 265 - 268
  • [4] Reconfiguring Circuits Around Defects in Self-Timed Cellular Automata
    Kunieda, Tadashi
    Isokawa, Teijiro
    Peper, Ferdinand
    Saitoh, Ayumu
    Kamiura, Naotake
    Matsui, Nobuyuki
    [J]. CELLULAR AUTOMATA, PROCEEDINGS, 2008, 5191 : 200 - 209
  • [5] Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects
    Nigussie, E.
    Tuuna, S.
    Plosila, J.
    Liljeberg, P.
    Isoaho, J.
    Tenhunen, H.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (06) : 505 - 517
  • [6] Delay-insensitive computation in asynchronous cellular automata
    Lee, J
    Adachi, S
    Peper, F
    Mashiko, S
    [J]. JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2005, 70 (02) : 201 - 220
  • [7] Spatial computing on self-timed cellular automata
    Peper, F
    [J]. UNCONVENTIONAL MODELS OF COMPUTATION UMC' 2K, PROCEEDINGS, 2001, : 202 - 214
  • [8] Universal construction on self-timed cellular automata
    Takada, Y
    Isokawa, T
    Peper, F
    Matsui, N
    [J]. CELLULAR AUTOMATA, PROCEEDINGS, 2004, 3305 : 21 - 30
  • [9] Self-timed cellular automata and their computational ability
    Peper, F
    Isokawa, T
    Kouda, N
    Matsui, N
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2002, 18 (07): : 893 - 904
  • [10] Synthesis of nanoelectronic circuits on delay-insensitive cellular arrays
    Di, J
    Lala, PK
    Vasudevan, D
    [J]. DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 149 - +