Mixed-signal CNN array chips for image processing

被引:4
|
作者
RodriguezVazquez, A
Espejo, S
DominguezCastro, R
Carmona, R
Roca, E
机构
关键词
D O I
10.1117/12.262527
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to their local connectivity and wide functional capabilities, Cellular Nonlinear Networks (CNN) are excellent candidates for the implementation of image processing algorithms using VLSI analog parallel arrays. However, the design of general purpose, programmable CNN chips with dimensions required for practical applications raises many challenging problems to analog designers. This is basically due to the fact that large silicon area means large development cost, large spatial deviations of design parameters and low production yield. CNN designers must face different issues to keep reasonable enough accuracy level and production yield together with reasonably low development cost in their design of large CNN chips. This paper outlines some of these major issues and their solutions.
引用
收藏
页码:218 / 229
页数:12
相关论文
共 50 条
  • [21] The integration of proton bombardment process into the manufacturing of mixed-signal/RF chips
    Tang, DD
    Lin, WC
    Lai, LS
    Wang, CH
    Lee, LP
    Hsu, HM
    Wu, CM
    Chang, C
    Lien, WY
    Chao, CP
    Lee, CY
    Chern, GJ
    Guo, JC
    Chang, CS
    Sun, YC
    Do, DS
    Lan, KC
    Lin, LF
    [J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 673 - 676
  • [22] VLSI TESTERS RAMP UP CAPABILITIES FOR MIXED-SIGNAL CHIPS AND HYBRIDS
    JOHNSON, D
    [J]. ELECTRONICS, 1984, 57 (08): : 135 - 139
  • [23] Partitioning Analog and Digital Processing in Mixed-Signal Systems
    Sydney Reader
    Won Namgoong
    Teresa Meng
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2000, 24 : 59 - 65
  • [24] Partitioning analog and digital processing in mixed-signal systems
    Reader, S
    Namgoong, W
    Meng, T
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (01): : 59 - 65
  • [25] Neuromorphic Mixed-Signal Circuitry for Asynchronous Pulse Processing
    Petre, Peter
    Cruz-Albrecht, Jose
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2016,
  • [26] A VLSI Field-Programmable Mixed-Signal Array to Perform Neural Signal Processing and Neural Modeling in a Prosthetic System
    Bamford, Simeon A.
    Hogri, Roni
    Giovannucci, Andrea
    Taub, Aryeh H.
    Herreros, Ivan
    Verschure, Paul F. M. J.
    Mintz, Matti
    Del Giudice, Paolo
    [J]. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2012, 20 (04) : 455 - 467
  • [27] An improved elementary processing unit for high-density CNN-based mixed-signal microprocessors for vision
    Liñán-Cembrano, G
    Espejo, S
    Domínguez-Gastro, R
    Rodrígeuz-Vázquez, A
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (06) : 675 - 690
  • [28] A flexible mixed-signal image processing pipeline using 3D chip stacks
    Shi, Lan
    Soell, Christopher
    Pfundt, Benjamin
    Baenisch, Andreas
    Reichenbach, Marc
    Seiler, Juergen
    Ussmueller, Thomas
    Weigel, Robert
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2018, 14 (03) : 517 - 534
  • [29] A flexible mixed-signal image processing pipeline using 3D chip stacks
    Lan Shi
    Christopher Soell
    Benjamin Pfundt
    Andreas Baenisch
    Marc Reichenbach
    Juergen Seiler
    Thomas Ussmueller
    Robert Weigel
    [J]. Journal of Real-Time Image Processing, 2018, 14 : 517 - 534
  • [30] CID/DRAM mixed-signal parallel distributed array processor
    Genov, R
    Cauwenberghs, G
    [J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 391 - 395