共 50 条
- [21] DC Component Self-Balancing Analysis of Neutral-Point in Neutral-Point-Clamped Three-Level Converters [J]. 2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA), 2020, : 1752 - 1757
- [22] A Narrow Pulse Compensation Method for Neutral-Point-Clamped Three-Level Converters Considering Neutral-Point Balance [J]. 2015 9TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND ECCE ASIA (ICPE-ECCE ASIA), 2015, : 2770 - 2775
- [24] SVPWM Scheme for Three-Level Converters with Neutral-Point Potential Balancing and Switching Loss Reduction [J]. Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2018, 33 (14): : 3245 - 3254
- [25] Common-Mode Voltage Reduction in Three-level Neutral-Point-Clamped Converters with Neutral Point Voltage Balance [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2013,
- [28] Hybrid PWM strategy of SVPWM and VSVPWM for neutral point-clamped three-level voltage source inverter [J]. Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2009, 29 (18): : 47 - 53
- [29] A Carrier-Based SVPWM Begins with the Zero Voltage Vector for Three-Level Neutral Point Clamped Converter [J]. Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2020, 35 (10): : 2194 - 2205
- [30] Analysis and compensation of Dead-time effect in multi-level diode clamped VSI based on simplified SVPWM [J]. PROCEEDINGS OF THE 2015 10TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, 2015, : 375 - 380