共 50 条
- [21] Simulation technique for noise and timing jitter in phase locked loop 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 501 - 504
- [22] Computer Simulation of Radiation-Induced Clock-Perturbation in Phase-Locked Loop with Analog Behavioral Model PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 230 - +
- [23] Digitally controlled phase locked loop with tracking analog-to-digital converter 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 377 - 380
- [24] Designing, simulating, and testing an analog phase-locked loop in a digital environment HEWLETT-PACKARD JOURNAL, 1997, 48 (02): : 84 - 88
- [25] ANALYSIS OF A HYBRID ANALOG SWITCHED-CAPACITOR PHASE-LOCKED LOOP IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 183 - 197
- [26] Impact of Phase-Locked Loop on Transient Stability by Phase Portrait Analysis Method 2022 IEEE 17TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2022, : 463 - 467
- [29] Research Progress of Phase Locked Loop and Delay Locked Loop 2017 2ND INTERNATIONAL CONFERENCE ON MECHATRONICS AND INFORMATION TECHNOLOGY (ICMIT 2017), 2017, : 350 - 354
- [30] Hybrid DPWM with Analog Delay Locked Loop INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1279 - 1281