Simulation of transient dose rate effect on analog phase locked loop

被引:6
|
作者
Li, Yang [1 ]
Guo, Yaxin [1 ]
Liao, Wenlong [1 ]
Liu, Jiaxin [1 ]
Peng, Zhigang [1 ]
He, Chaohui [1 ]
Li, Yonghong [1 ]
Li, Pei [1 ]
机构
[1] Xi An Jiao Tong Univ, Sch Nucl Sci & Technol, Xian 710049, Peoples R China
基金
中国国家自然科学基金;
关键词
Phase locked loop; Transient dose rate effect; Radiation-Hardened-By-Design; Integrated circuit modeling; SINGLE-EVENT TRANSIENTS; MODEL;
D O I
10.1016/j.microrel.2022.114531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The transient dose rate effect (TDRE) on analog phase locked loop (PLL) is presented in this paper. New TDRE models of NMOS and PMOS are proposed through the combination of SPICE and Sentaurus TCAD, which improve a previous modeling method and especially incorporate the effects of the Length/Width ratio of transistors, resistance network of the substrate, and bias condition of contacts. The primary photocurrents in TDRE models, calculated by TCAD, are successfully fitted by double-exponential functions. Firstly, the TDRE of each PLL's sub-circuit is simulated. Then, the global effect of the PLL is simulated and the coupled relationship among sub-circuits is analyzed. Simulation results indicate that the current-based charge pump and voltage-controlled oscillator are sensitive to TDRE, and there is a significant coupled relationship between the two sub-circuits. On the contrary, the phase frequency detector shows low sensitivity to TDRE. Lastly, as two Radiation-Hardened-By Design (RHBD) methods, using the voltage-based charge pump and using the voltage-controlled oscillator with a large drive current are proved to be effective in improving the TDRE of PLL.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Simulation technique for noise and timing jitter in phase locked loop
    Telba, A
    Noras, JM
    Abou El Ela, M
    AlMashary, B
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 501 - 504
  • [22] Computer Simulation of Radiation-Induced Clock-Perturbation in Phase-Locked Loop with Analog Behavioral Model
    Fujita, Tomohiro
    Kim, SinNyoung
    Onodera, Hidetoshi
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 230 - +
  • [23] Digitally controlled phase locked loop with tracking analog-to-digital converter
    Cha, Sooho
    Jeong, Chunseok
    Yoo, Changsik
    Kih, Joongsik
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 377 - 380
  • [24] Designing, simulating, and testing an analog phase-locked loop in a digital environment
    Thatcher, TJ
    Oshima, MM
    Botelho, C
    HEWLETT-PACKARD JOURNAL, 1997, 48 (02): : 84 - 88
  • [25] ANALYSIS OF A HYBRID ANALOG SWITCHED-CAPACITOR PHASE-LOCKED LOOP
    ASTA, D
    GREEN, DN
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 183 - 197
  • [26] Impact of Phase-Locked Loop on Transient Stability by Phase Portrait Analysis Method
    Hu, Peihua
    Xie, Zhen
    Li, Zhe
    Yang, Shuxin
    2022 IEEE 17TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2022, : 463 - 467
  • [27] Transient Synchronization Stability Analysis of Grid-Following Converter Considering the Coupling Effect of Current Loop and Phase Locked Loop
    Wu, Chao
    Lyu, Yashi
    Wang, Yong
    Blaabjerg, Frede
    IEEE TRANSACTIONS ON ENERGY CONVERSION, 2024, 39 (01) : 544 - 554
  • [28] Ageing effect on electromagnetic susceptibility of a phase locked loop
    Li, B.
    Boyer, A.
    Bendhia, S.
    Lemoine, C.
    MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1304 - 1308
  • [29] Research Progress of Phase Locked Loop and Delay Locked Loop
    Fu, Zhenda
    2017 2ND INTERNATIONAL CONFERENCE ON MECHATRONICS AND INFORMATION TECHNOLOGY (ICMIT 2017), 2017, : 350 - 354
  • [30] Hybrid DPWM with Analog Delay Locked Loop
    Shen, Xuzhen
    Wu, Xiaobo
    Lv, Jing
    Qin, Lin
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1279 - 1281