共 50 条
- [21] Reuse-based test access and integrated test scheduling for network-on-chip 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 301 - +
- [23] Test data truncation for test quality maximisation under ATE memory depth constraint IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 27 - 37
- [24] VLSI circuit test vector compression technique 2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 540 - +
- [25] Constraint-based Test-scheduling of Embedded Microprocessors 2008 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS, 2008, : 29 - +
- [26] A method of test plan grouping to shorten test length for RTL data paths under a test controller area constraint ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 130 - 135
- [27] A new design-for-test technique for reducing SOC test time ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 879 - 882
- [28] A test plan grouping method to shorten test length for RTL data paths under a test controller area constraint IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12): : 2674 - 2683
- [29] Test Flow Selection for Stacked Integrated Circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 425 - 440
- [30] Test point selection for analog integrated circuit Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2004, 26 (04): : 645 - 650