An integrated technique for test vector selection and test scheduling under test time constraint

被引:5
|
作者
Edbom, S [1 ]
Larsson, E [1 ]
机构
[1] Linkoping Univ, Dept Comp Sci, S-58183 Linkoping, Sweden
关键词
D O I
10.1109/ATS.2004.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The quality of test is highly related to the number of faults that can be detected during the testing (fault coverage) and the defect probability of each testable unit. High test quality is reached by applying an excessive number of good test vectors, however, such a high test data volume can be problematic to fit in the ATE's (automatic test equipment) limited memory. We therefore propose, for core-based designs, a scheme that selects test vectors for each core, and schedule the test vectors in such a way that the test quality is maximized under a given test time constraint given by the ATE memory depth.
引用
收藏
页码:254 / 257
页数:4
相关论文
共 50 条
  • [21] Reuse-based test access and integrated test scheduling for network-on-chip
    Liu, Chunsheng
    Link, Zach
    Pradhan, D. K.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 301 - +
  • [22] On Test Generation With Test Vector Improvement
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (03) : 502 - 506
  • [23] Test data truncation for test quality maximisation under ATE memory depth constraint
    Larsson, E.
    Edbom, S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 27 - 37
  • [24] VLSI circuit test vector compression technique
    Biswas, Satyendra
    Das, Sunil R.
    Hossain, Altaf
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 540 - +
  • [25] Constraint-based Test-scheduling of Embedded Microprocessors
    Bartzoudis, Nikolaos
    Tantsios, Vasileios
    McDonald-Maier, Klaus
    2008 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS, 2008, : 29 - +
  • [26] A method of test plan grouping to shorten test length for RTL data paths under a test controller area constraint
    Hosokawa, T
    Date, H
    Miyazaki, M
    Muraoka, M
    Fujiwara, H
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 130 - 135
  • [27] A new design-for-test technique for reducing SOC test time
    Rao, CVG
    Chowdhury, DR
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 879 - 882
  • [28] A test plan grouping method to shorten test length for RTL data paths under a test controller area constraint
    Hosokawa, T
    Date, H
    Miyazaki, M
    Muraoka, M
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12): : 2674 - 2683
  • [29] Test Flow Selection for Stacked Integrated Circuits
    SenGupta, Breeta
    Nikolov, Dimitar
    Dash, Assmitra
    Larsson, Erik
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 425 - 440
  • [30] Test point selection for analog integrated circuit
    Sun, Xiu-Bin
    Chen, Guang-Ju
    Xie, Yong-Le
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2004, 26 (04): : 645 - 650