New metal layers for integrated circuit manufacture: experimental and modeling studies

被引:8
|
作者
Iwamoto, N [1 ]
Truong, N [1 ]
Lee, E [1 ]
机构
[1] Honeywell Elect Mat, Sunnyvale, CA 94089 USA
关键词
metal diffusion barriers; tantalum adhesion; titanium zircanate; titanium zircanate adhesion; metal nitrate adhesion; physical vapor deposition; molecular modeling of metal adhesion; metal stack adhesion;
D O I
10.1016/j.tsf.2004.06.176
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Copper migration continues to be an important consideration in new and emerging interconnect technologies. As line dimensions shrink and new low k materials are introduced into the integrated circuit (IC) structure, the danger of electrical failure due to copper migration increases. The search for better barriers and new copper alloys that resist migration is being sought. Important considerations for copper migration are the adhesion characteristics, which add to the electrical failure phenomenon and also help determine the survivability of the metallic layers in the IC build up process. To understand the survivability issues, we have employed a combination of experimental and modeling studies to determine how the combination of metallic layers may interact. Both the experimental tests and the modeling have been found to be consistent and simple molecular models can be used to predict gross failure trends. These studies have directed us toward newer barrier and copper alloys layers that should be useful in the next Generation. (C) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:431 / 437
页数:7
相关论文
共 50 条
  • [31] On the behavioral modeling of integrated circuit output buffers
    Stievano, IS
    Canavero, FG
    Maio, IA
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 281 - 284
  • [32] MODELING OF INTEGRATED CIRCUIT DEFECT SENSITIVITIES.
    Stapper, C.H.
    1600, (27):
  • [33] Modeling early failure in integrated circuit interconnect
    Tekleab, D
    Poole, KF
    Singh, R
    Carroll, DL
    Harrell, WR
    MICROELECTRONICS RELIABILITY, 2000, 40 (06) : 991 - 996
  • [34] MODELING OF INTEGRATED-CIRCUIT DEFECT SENSITIVITIES
    STAPPER, CH
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1983, 27 (06) : 549 - 557
  • [35] PARAMETRIC MODELING OF INTEGRATED-CIRCUIT INTERCONNECTIONS
    SIOMACCO, EM
    TUMMALA, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1992, 39 (06) : 377 - 382
  • [36] Application of neural networks for integrated circuit modeling
    Chen, Xi
    Wang, Gao-Feng
    Zhou, Wei
    Zhang, Qing-Lin
    Xu, Jiang-Feng
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1304 - 1312
  • [37] Modeling of integrated circuit yield loss mechanisms
    Stamenkovic, Z
    Stojadinovic, N
    Dimitrijev, S
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (02) : 270 - 272
  • [38] A new approach for the experimental circuit modeling of coupled interconnection structures based on causality
    Sercu, S
    Martens, L
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1997, 45 (10) : 1977 - 1981
  • [39] Objects identification on the color layout images of the integrated circuit layers
    Doudkin, Alexander
    Inyutin, Alexander
    Vatkin, Maksim
    2005 IEEE INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2005, : 610 - 614
  • [40] Equivalent Circuit Modeling of Cryptographic Integrated Circuit for Information Security Design
    Iokibe, Kengo
    Amano, Tetsuo
    Okamoto, Kaoru
    Toyota, Yoshitaka
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2013, 55 (03) : 581 - 588