Demonstration of all-digital burst clock and data recovery for symmetrical 50 Gb/s/?PON based on low-bandwidth optics

被引：2
|
作者：
Zhang, Jiao [1 ,2 ]
Zhou, Qingyi [1 ]
Zhu, Min [1 ,2 ]
Hua, Bingchang [2 ]
Lei, Mingzheng [2 ]
Cai, Yuancheng [1 ,2 ]
Tian, Liang [2 ]
Zou, Yucong [2 ]
机构：
[1] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[2] Purple Mt Labs, Nanjing 211111, Peoples R China
来源：
OPTICS COMMUNICATIONS | 2022年 / 516卷
基金：
中国国家自然科学基金;
关键词：
Passive optical networks (PONs); Pulse amplitude modulation (PAM); Burst clock and data recovery (BCDR); Uplink burst-mode transmission; MODE BIT-SYNCHRONIZATION; NETWORKS; CIRCUIT; BAND;
D O I：
10.1016/j.optcom.2022.128266
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
We experimentally demonstrated all-digital burst clock and data recovery (BCDR) for symmetrical single wavelength 50 Gb/s four-level amplitude modulation (PAM-4) passive optical network (PON) over the same fiber link at O-band, with the using of 10G-class optics and simple digital signal processing (DSP). The uplink burst frame and BCDR algorithm is used for accurately evaluating PON uplink transmission performance. The results show that over 26 dB link loss budget for continuous-mode uplink transmission and over 25 dB for burst-mode uplink transmission at a bit error rate of 3.8 x 10(-3) can be achieved, respectively. For symmetrical 50 Gb/s/lambda PON uplink burst-mode, there are 1 dB power budget loss less than uplink continuous-mode.
引用
收藏
页数：5
相关论文
共 31 条
  • [21] A novel 10 Gb/s TDM-PON using embedded clocks in centralized optical signals and conventional CW receivers for instantaneous burst-mode data and clock recovery
    Chien, Hung-Chang
    Huang, Ming-Fang
    Chowdhury, Arshad
    Yu, Jianjun
    Chang, Gee-Kung
    2008 CONFERENCE ON OPTICAL FIBER COMMUNICATION/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-8, 2008, : 2726 - +
  • [22] A 1.0-Gb/s, 0.03-mm2, 1.28-pEbit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop
    Choo, Min-Seong
    Ko, Han-Gon
    Cho, Sung-Yong
    Lee, Kwangho
    Jeong, Deog-Kyoon
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 73 - 76
  • [23] 40 Gb/s WDM NRZ-DPSK all-optical clock recovery and data demodulation based on a periodic Bragg filter
    Contestabile, G.
    Proietti, R.
    Calabretta, N.
    D'Errico, A.
    Presi, M.
    Ciaramella, E.
    2008 CONFERENCE ON OPTICAL FIBER COMMUNICATION/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-8, 2008, : 1389 - 1391
  • [24] A Low-Cost 0.00063-mm2, 0.44-pJ/b, 2-Gb/s All-Digital Fully Synthesizable CDR for Serial Links Using Single-Phase Input Clock
    Bal, Ankur
    Singh, Rupesh
    Kumari, Aradhana
    Dhanda, Vikas
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (10) : 4073 - 4077
  • [25] A 21.3-24.5 Gb/s low jitter PLL-based clock and data recovery circuit with cascode-coupled quadrature LC-VCO
    Pan, Chengxian
    Shi, Chunqi
    Zhao, Guoliang
    Liu, Boxiao
    Huang, Leilei
    Zhang, Runxi
    IEICE ELECTRONICS EXPRESS, 2022, 19 (24): : 6 - 6
  • [26] A 21.3-24.5 Gb/s Low Jitter PLL-Based Clock and Data Recovery Circuit with Cascode-Coupled Quadrature LC-VCO
    Pan, Chengxian
    Shi, Chunqi
    Zhao, Guoliang
    Liu, Boxiao
    Huang, Leilei
    Zhang, Runxi
    IEICE ELECTRONICS EXPRESS, 2022,
  • [27] A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector
    Ge, Xinyi
    Chen, Yong
    Wang, Lin
    Qi, Nan
    Mak, Pui-In
    Martins, Rui P.
    2022 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2022,
  • [28] Wavelength Tunability of All-Optical Clock-Recovery Based on Quantum-Dash Mode-Locked Laser Diode Under Injection of a 40-Gb/s NRZ Data Stream
    Parra-Cetina, Josue
    Latkowski, Sylwester
    Maldonado-Basilio, Ramon
    Landais, Pascal
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2011, 23 (09) : 531 - 533
  • [29] 82.5 GS/s (8 x 10.3 GHz Multi-Phase Clocks) Blind Over-Sampling Based Burst-Mode Clock and Data Recovery for 10G-EPON 10.3-Gb/s/1.25-Gb/s Dual-Rate Operation
    Suzuki, Naoki
    Nakura, Kenichi
    Suehiro, Takeshi
    Kozaki, Seiji
    Nakagawa, Junichi
    Motoshima, Kuniaki
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2018, E101B (04) : 987 - 994
  • [30] A 25.6-Gb/s Interface Employing PAM-4-Based Four-Channel Multiplexing and Cascaded Clock and Data Recovery Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems
    Toi, Takashi
    Wadatsumi, Junji
    Kobayashi, Hiroyuki
    Shimizu, Yutaka
    Satoh, Yuji
    Morimoto, Makoto
    Ito, Rui
    Ashida, Mitsuyuki
    Tsubouchi, Yuta
    Nozawa, Mai
    Urakawa, Go
    Deguchi, Jun
    Fujimoto, Ryuichi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (05) : 1517 - 1526
1234