Demonstration of all-digital burst clock and data recovery for symmetrical 50 Gb/s/?PON based on low-bandwidth optics

被引：2
|
作者：
Zhang, Jiao [1 ,2 ]
Zhou, Qingyi [1 ]
Zhu, Min [1 ,2 ]
Hua, Bingchang [2 ]
Lei, Mingzheng [2 ]
Cai, Yuancheng [1 ,2 ]
Tian, Liang [2 ]
Zou, Yucong [2 ]
机构：
[1] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[2] Purple Mt Labs, Nanjing 211111, Peoples R China
来源：
OPTICS COMMUNICATIONS | 2022年 / 516卷
基金：
中国国家自然科学基金;
关键词：
Passive optical networks (PONs); Pulse amplitude modulation (PAM); Burst clock and data recovery (BCDR); Uplink burst-mode transmission; MODE BIT-SYNCHRONIZATION; NETWORKS; CIRCUIT; BAND;
D O I：
10.1016/j.optcom.2022.128266
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
We experimentally demonstrated all-digital burst clock and data recovery (BCDR) for symmetrical single wavelength 50 Gb/s four-level amplitude modulation (PAM-4) passive optical network (PON) over the same fiber link at O-band, with the using of 10G-class optics and simple digital signal processing (DSP). The uplink burst frame and BCDR algorithm is used for accurately evaluating PON uplink transmission performance. The results show that over 26 dB link loss budget for continuous-mode uplink transmission and over 25 dB for burst-mode uplink transmission at a bit error rate of 3.8 x 10(-3) can be achieved, respectively. For symmetrical 50 Gb/s/lambda PON uplink burst-mode, there are 1 dB power budget loss less than uplink continuous-mode.
引用
收藏
页数：5
相关论文
共 31 条
  • [1] A 25 Gb/s All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs
    Verbeke, Marijn
    Rombouts, Pieter
    Ramon, Hannes
    Torfs, Guy
    Bauwelinck, Johan
    Yin, Xin
    43RD EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC 2017), 2017,
  • [2] A 25 Gb/s All-Digital Clock and Data Recovery Circuit for Burst-Mode Applications in PONs
    Verbeke, Marijn
    Rombouts, Pieter
    Ramon, Hannes
    Verbist, Jochem
    Bauwelinck, Johan
    Yin, Xin
    Torfs, Guy
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2018, 36 (08) : 1503 - 1509
  • [3] Real-Time FPGA Demonstration of PAM-4 Burst-Mode All-Digital Clock and Data Recovery for Single wavelength 50G PON Application
    Zhang, Junwen
    Xiao, Xin
    Yu, Jianjun
    Wey, Jun Shan
    Huang, Xingang
    Ma, Zhuang
    2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2018,
  • [4] A 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in 65nm CMOS Process
    Chu, Sang-Hyeok
    Bae, Woorham
    Jeong, Gyu-Seob
    Joo, Jiho
    Kim, Gyungock
    Jeong, Deog-Kyoon
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 101 - 104
  • [5] A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process
    Chu, Sang-Hyeok
    Bae, Woorham
    Jeong, Gyu-Seob
    Jang, Sungchun
    Kim, Sungwoo
    Joo, Jiho
    Kim, Gyungock
    Jeong, Deog-Kyoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2603 - 2612
  • [6] A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator
    Wu, Guoying
    Huang, Deping
    Li, Jingxiao
    Gui, Ping
    Liu, Tianwei
    Guo, Shita
    Wang, Rui
    Fan, Yanli
    Chakraborty, Sudipto
    Morgan, Mark
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (07) : 2511 - 2520
  • [7] A 1.8-pJ/b, 12.5-25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit
    Verbeke, Marijn
    Rombouts, Pieter
    Ramon, Hannes
    Moeneclaey, Bart
    Yin, Xin
    Bauwelinck, Johan
    Torfs, Guy
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) : 470 - 483
  • [8] Symmetrical 50-Gb/s/λ PAM-4 TDM-PON at O-band Supporting 26 dB+ Loss Budget using Low-bandwidth Optics and Semiconductor Optical Amplifier
    Zhang, Jiao
    Wang, Kaihui
    Wei, Yiran
    Zhao, Li
    Zhou, Wen
    Xiao, Jiangnan
    Liu, Bo
    Xin, Xiangjun
    Yu, Jianjun
    2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2020,
  • [9] 10-Gb/s WDM-PON Based on Low-Bandwidth RSOA Using Partial Response Equalization
    Guo, Qi
    Tran, An V.
    Chae, Chang-Joon
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2011, 23 (20) : 1442 - 1444
  • [10] Design and Characterization of Low Power and Low Noise Truly All-Digital Clock and Data Recovery Circuit for SERDES Devices
    Assaad, Maher
    Alser, Mohammed H.
    Bermak, Amine
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (01) : 63 - 72
1234