共 50 条
- [1] Temperature-Aware Interactive Initial Placement for Integrated Circuits [J]. 2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
- [2] Temperature gradient-aware thermal simulator for three-dimensional integrated circuits [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (05): : 190 - 196
- [3] Effective and Efficient Layer Assignment for Minimizing The Temperature Rise of Large Three-Dimensional Circuits [J]. 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
- [4] Three-dimensional integrated circuits [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) : 491 - 506
- [5] Three-dimensional integrated circuits [J]. IBM Journal of Research and Development, 2006, 50 (4-5): : 491 - 506
- [7] 3D-STAF:Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 590 - +
- [8] Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [9] Temperature-Aware X-filling for Very Large Scale Integrated Circuits [J]. GAZI UNIVERSITY JOURNAL OF SCIENCE, 2019, 32 (02): : 572 - 580
- [10] Temperature-aware X-filling for very large scale integrated circuits [J]. Gazi University Journal of Science, 2019, 32 (02): : 572 - 580