Temperature-Aware Layer Assignment for Three-Dimensional Integrated Circuits

被引:0
|
作者
Huang, Shih-Hsu [1 ]
Yeh, Hua-Hsin [1 ]
机构
[1] Chung Yuan Christian Univ, Dept Elect Engn, Chungli, Taiwan
关键词
electronic design automation; high-level design stage; design partitioning; layer assignment; three-dimensional integrated circuits; temperature increase; TECHNOLOGY; POWER;
D O I
10.1587/transfun.E97.A.1699
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Because dielectrics between active layers have low thermal conductivities, there is a demand to reduce the temperature increase in three-dimensional integrated circuits (3D ICs). This paper demonstrates that, in the design of 3D ICs, different layer assignments often lead to different temperature increases. Based on this observation, we are motivated to perform temperature-aware layer assignment. Our work includes two parts. Firstly, an integer linear programming (1LP) approach that guarantees a minimum temperature increase is proposed. Secondly, a polynomialtime heuristic algorithm that reduces the temperature increase is proposed. Compared with the previous work, which does not take the temperature increase into account, the experimental results show that both our 1LP approach and our heuristic algorithm produce a significant reduction in the temperature increase with a very small area overhead.
引用
收藏
页码:1699 / 1708
页数:10
相关论文
共 50 条
  • [1] Temperature-Aware Interactive Initial Placement for Integrated Circuits
    Melikyan, V. Sh.
    Harutyunyan, A. G.
    Gasparyan, T. A.
    [J]. 2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [2] Temperature gradient-aware thermal simulator for three-dimensional integrated circuits
    Lu, Liang-Ying
    Chiou, Lih-Yih
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (05): : 190 - 196
  • [3] Effective and Efficient Layer Assignment for Minimizing The Temperature Rise of Large Three-Dimensional Circuits
    Yeh, Hua-Hsin
    Huang, Shih-Hsu
    [J]. 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [4] Three-dimensional integrated circuits
    Topol, A. W.
    La Tulipe, D. C., Jr.
    Shi, L.
    Frank, D. J.
    Bernstein, K.
    Steen, S. E.
    Kumar, A.
    Singco, G. U.
    Young, A. M.
    Guarini, K. W.
    Ieong, M.
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) : 491 - 506
  • [5] Three-dimensional integrated circuits
    Topol, Anna W.
    La Tulipe Jr., Douglas C.
    Shi, Leathen
    Frank, David J.
    Bernstein, Kerry
    Steen, Steven E.
    Kumar, Arvind
    Singco, Gilbert U.
    Young, Albert M.
    Guarini, Kathryn W.
    Ieong, Meikei
    [J]. IBM Journal of Research and Development, 2006, 50 (4-5): : 491 - 506
  • [6] Three-Dimensional Integrated Circuits
    Henkel, Joerg
    [J]. IEEE DESIGN & TEST, 2016, 33 (02) : 4 - 6
  • [7] 3D-STAF:Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits
    Zhou, Pingqiang
    Ma, Yuchun
    Li, Zhouyuan
    Dick, Robert P.
    Shang, Li
    Zhou, Hai
    Hong, Xianlong
    Zhou, Qiang
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 590 - +
  • [8] Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits
    Chen, Yu-Guang
    Lai, Kuan-Yu
    Lee, Ming-Chao
    Shi, Yiyu
    Hon, Wing-Kai
    Chang, Shih-Chieh
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [9] Temperature-Aware X-filling for Very Large Scale Integrated Circuits
    Karunaniurthy, Thilagavathi
    Sathasivam, Sivanantham
    [J]. GAZI UNIVERSITY JOURNAL OF SCIENCE, 2019, 32 (02): : 572 - 580
  • [10] Temperature-aware X-filling for very large scale integrated circuits
    Karunamurthy, Thilagavathi
    Sathasivam, Sivanantham
    [J]. Gazi University Journal of Science, 2019, 32 (02): : 572 - 580