Analysis of Bernstein's factorization circuit

被引:0
|
作者
Lenstra, AK
Shamir, A
Tomlinson, J
Tromer, E
机构
[1] Citibank NA, Mendham, NJ 07945 USA
[2] Tech Univ Eindhoven, Mendham, NJ 07945 USA
[3] Weizmann Inst Sci, Dept Comp Sci & Appl Math, IL-76100 Rehovot, Israel
关键词
factorization; number field sieve; RSA; mesh routing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In [1], Bernstein proposed a-circuit-based implementation of the inatrix step of the number field sieve factorization algorithm. These circuits, offer an asymptotic cost reduction under the measure "construction cost x run time". We evaluate the cost-of these circuits, in agreement with [1], but argue that compared to previously known methods these circuits can factor integers that are 1.17 times larger, rather than 3.01 as claimed (and even this, only under the non-standard -cost measure). We also propose an improved circuit design based on a new mesh routing algorithm, and show that for factorization of.1024-bit integers the matrix step can, under an optimistic assumption, about the matrix size, be completed within a day by a device that costs a few thousand dollars. We-conclude that from a-practical,standpoint; the security of RSA relies exclusively on the hardness of the relation collection step of the number field sieve.
引用
收藏
页码:1 / 26
页数:26
相关论文
共 50 条
  • [31] Analysis of Chua's circuit with transmission line
    Kawata, J
    Nishio, Y
    Ushida, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (06): : 556 - 558
  • [32] The wavelet analysis of the generalized Chua's circuit
    Özkurt, N
    Savaci, FA
    PROCEEDINGS OF THE 2001 WORKSHOP ON NONLINEAR DYNAMICS OF ELECTRONIC SYSTEMS, 2001, : 227 - 230
  • [33] Analysis of Chua's dual chaotic circuit
    Liu, CX
    ACTA PHYSICA SINICA, 2002, 51 (06) : 1198 - 1202
  • [34] A NEW APPROACH ON CHUA'S CIRCUIT ANALYSIS
    Ionescu, Alexandra
    Orosanu, Alina
    Sanatescu, Diana-Ramona
    Iordache, Mihai
    UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2019, 81 (04): : 255 - 264
  • [35] Analysis of Chua's circuit with transmission line
    Kawata, J
    Nishio, Y
    Ushida, A
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 201 - 204
  • [36] The writing's on the wall (Sidney Bernstein's)
    Roddick, Nick
    SIGHT AND SOUND, 2008, 18 (03): : 14 - 14
  • [38] Arestov's theorems on Bernstein's inequality
    Erdelyi, Tamas
    JOURNAL OF APPROXIMATION THEORY, 2020, 250
  • [39] A PRACTICAL SCHEDULING ALGORITHM FOR PARALLEL LU FACTORIZATION IN CIRCUIT SIMULATION
    CHEN, CC
    HU, YH
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1788 - 1791
  • [40] FPGA Accelerated Parallel Sparse Matrix Factorization for Circuit Simulations
    Wu, Wei
    Shan, Yi
    Chen, Xiaoming
    Wang, Yu
    Yang, Huazhong
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 302 - 315