An efficient deblocking filter architecture with 2-dimensional parallel memory for H.264/AVC

被引：0

作者：

Li, Lingfeng ^{[1
]}

Goto, Satoshi ^{[1
]}

Ikenaga, Takeshi ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka 8080135, Japan

来源：

ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present an efficient architecture for deblocking filter in H.264/AVC. A novel 2-dimensional parallel memory scheme is employed in order to achieve highly efficient parallel access in both horizontal and vertical directions. By using this parallel memory scheme, we also eliminate the need for a transpose circuit. Our design is implemented under 0.35 mu m technology. Synthesis results show that the equivalent gate count is only 9.35K (not including SRAMs) when the maximum frequency is 100MHz.

引用

页码：623 / 626

页数：4

共 50 条

[21] An in-place architecture for the deblocking filter in H.264/AVC
Cheng, Chao-Chung
Chang, Tian-Sheuan
Lee, Kun-Bin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (07) : 530 - 534
[22] Architecture design for deblocking filter in H.264/JVT/AVC
Huang, YW
Chen, TW
Hsieh, BY
Wang, TC
Chang, TH
Chen, LG
2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I, PROCEEDINGS, 2003, : 693 - 696
[23] A performance optimized architecture of deblocking filter in H.264/AVC
Min, Kyeong-Yuk
Chong, Jong-Wha
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (04) : 1038 - 1043
[24] A Novel Hardware Architecture of Deblocking Filter in H.264/AVC
Ayadi, Lella Aicha
Dammak, Taheni
Loukil, Hassen
Masmoudi, Nouri
14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, : 474 - 479
[25] A pipelined hardware architecture of deblocking filter in H.264/AVC
Chen, Qing
Zheng, Wei
Fang, Jian
Luo, Kai
Shi, Bing
Zhang, Ming
Zhang, Xianmin
2008 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1-3, 2008, : 774 - +
[26] A performance optimized architecture of deblocking filter for H.264/AVC
CHEN, Zhi-de
LIAO, Wan-ming
WANG, Liang-hao
ZHANG, Ming
ZHENG, Wei
Journal of China Universities of Posts and Telecommunications, 2007, 14 (SUPPL. 1): : 84 - 88
[27] Configurable VLSI architecture for deblocking filter in H.264/AVC
Chen, Chung-Ming
Chen, Chung-Ho
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1072 - 1082
[28] HARDWARE ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER ALGORITHM
Loukil, H.
Ben Atitallah, A.
Masmoudi, N.
2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, : 683 - +
[29] Fast deblocking filter with highly parallel and pipelined architecture for H.264/AVC decoder
Meng, N.
Zhang, Q. H.
IMAGING SCIENCE JOURNAL, 2011, 59 (05): : 274 - 277
[30] A PARALLEL LUMA-CHROMA FILTERING ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER
Kefalas, Nikolaos
Theodoridis, George
2015 IEEE 5TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2015, : 273 - 276

← 1 2 3 4 5 →