A simple systematic spiral inductor design with Perfected Q improvement for CMOS RFIC application

被引:22
|
作者
Lee, CY [1 ]
Chen, TS
Deng, JDS
Kao, CH
机构
[1] Natl Def Univ, Chung Cheng Inst Technol, Dept Appl Phys, Taipei 335, Taiwan
[2] Natl Def Univ, Chung Cheng Inst Technol, Dept Elect Engn, Taipei 335, Taiwan
[3] Natl Def Univ, Chung Cheng Inst Technol, Sch Def Sci, Taipei 335, Taiwan
关键词
poly shield; proton implant; Q value; RF integrated circuit (RFIC); spiral inductor;
D O I
10.1109/TMTT.2004.841216
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a systematic design procedure based on key factor analysis of the Q curve has been proposed. In addition to inductor design, we also present a technique that combines optimized shielding poly, and proton implantation treatment is utilized to improve the inductor Q value. The shielding effect of poly-silicon and the semi-insulating characteristics of proton-bombarded substrate have added a 37% and 54% increment to the Q value of the inductors, respectively. The combination of the two means has created a multiplication of their individual contribution rather than addition. The dramatic improvement of the Q value resulted from the doping level and film thickness optimization of a poly shield layer combined with a proton implantation treatment. A phenomenal Q-value increment as high as 122% of 4-nH spiral inductors can be realized. This technique shall become a critical measure to put inductors on a silicon substrate with satisfactory performance for Si-based RF integrated-circuit applications.
引用
收藏
页码:523 / 528
页数:6
相关论文
共 50 条
  • [21] A design of CMOS broadband amplifier with high-Q active inductor
    Yang, JN
    Cheng, YC
    Lee, CY
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 86 - 89
  • [22] A design of low noise RF front-end by improvement Q-factor of on-chip spiral inductor
    Ko, Jae-Hyeong
    Jung, Hyo-Bin
    Choi, Jin-Kyu
    Kim, Hyeong-Seok
    Transactions of the Korean Institute of Electrical Engineers, 2009, 58 (02): : 363 - 368
  • [23] The design and fabrication of CMOS LNA through De-embedded verification of the spiral inductor
    Trans. Korean Inst. Electr. Eng., 2008, 12 (2269-2275):
  • [24] The Design and EM-Simulation of Square Spiral Inductor Using Simple Equations
    Beeresha, R. S.
    Khan, A. M.
    Reddy, Manjunatha H., V
    MATERIALS TODAY-PROCEEDINGS, 2018, 5 (04) : 10875 - 10882
  • [25] Q-Factor Evaluation of Spiral Inductor for 5.8GHz WiMAX Application
    Othman, Kama Azura
    Khan, Zuhani Ismail
    Kadri, Siti Aminah
    Hamzah, Norhayati
    WORLD CONGRESS ON ENGINEERING, WCE 2011, VOL II, 2011, : 1428 - 1431
  • [26] High-Q integrated inductor using post-CMOS selective grown porous silicon (SGPS) technique for RFIC applications
    Li, Chen
    Liao, Huailin
    Wang, Chuan
    Yin, Jun
    Huang, Ru
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 167 - +
  • [27] A wide-band lumped element compact CAD model of Si-based planar spiral inductor for RFIC design
    Mandal, SK
    De, A
    Patra, A
    Sural, S
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 619 - 624
  • [28] High-Q integrated inductor using Post-CMOs selectively grown porous silicon (SGPS) technique for RFIC applications
    Li, Chen
    Liao, Huailin
    Wang, Chuan
    Yin, Jun
    Huang, Ru
    Wang, Yangyuan
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 763 - 766
  • [29] Novel Design of Spiral Inductor for Multi GHz Range for Optimized Inductance and Q factor
    Gupta, Manish Kumar
    Mishra, Shakshi
    Kumar, Govind
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [30] Design of CMOS QVCO with high-Q symmetric differential inductor for wireless LAN
    Miyoung Lee
    Byungjoo Park
    The Journal of Supercomputing, 2021, 77 : 13788 - 13805