Virtualizing the dimensions of a coarse-grained reconfigurable array

被引：0
|
作者：
Ristimäki, T [1 ]
Nurmi, J [1 ]
机构：
[1] Tampere Univ Technol, Inst Digital & Comp Syst, Tampere, Finland
来源：
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2004年 / 3203卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a context switching mechanism is implemented into an existing MIMD based coarse grain reconfigurable IP block. Context switch is not used only to hide reconfiguration latency, but the emphasis is on virtualizing the dimensions of an array of processors by folding the array to multiple configurations and by using node based internal schedulers.
引用
收藏
页码：1130 / 1132
页数：3
相关论文
共 50 条
  • [1] Architectural exploration of the ADRES coarse-grained reconfigurable array
    Bouwens, Frank
    Berekovic, Mladen
    Kanstein, Andreas
    Gaydadjiev, Georgi
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 1 - +
  • [2] A New Array Fabric for Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 584 - 591
  • [3] Architecture enhancements for the ADRES coarse-grained reconfigurable array
    Bouwens, Frank
    Berekovic, Mladen
    De Sutter, Bjorn
    Gaydadjiev, Georgi
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, 2008, 4917 : 66 - +
  • [4] Mapping Tasks to a Dynamically Reconfigurable Coarse-Grained Array
    Moghaddam, Mansureh S.
    Paul, Kolin
    Balakrishnan, M.
    [J]. 2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 33 - 33
  • [5] Zippy - A coarse-grained reconfigurable array with support for hardware virtualization
    Plessl, C
    Platzner, M
    [J]. 16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 213 - 218
  • [6] Still image processing on coarse-grained reconfigurable array architectures
    Hartmann, Matthias
    Pantazis, Vassilis
    Aa, Tom Vander
    Berekovic, Mladen
    Hochberger, Christian
    de Sutter, Bjorn
    [J]. 2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 67 - +
  • [7] A Novel LDPC Decoder Based on Coarse-Grained Reconfigurable Array
    Gong, Yu
    Xu, Tingting
    Chen, Zhuang
    Liu, Bo
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
  • [8] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Hartmann, Matthias
    Pantazis, Vasileios
    Vander Aa, Tom
    Berekovic, Mladen
    Hochberger, Christian
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (02): : 225 - 237
  • [9] Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor
    Berekovic, Mladen
    Bouwens, Frank
    Aa, Tom Vander
    Verkest, Diederik
    [J]. INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 449 - +
  • [10] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Matthias Hartmann
    Vasileios (Vassilis) Pantazis
    Tom Vander Aa
    Mladen Berekovic
    Christian Hochberger
    [J]. Journal of Signal Processing Systems, 2010, 60 : 225 - 237
12345