The effect of fluorine in an advanced CMOS process with triple (1.6/2.2/5.2nm) nitrided gate oxide

被引：3
|
作者：
Hook, TB [1 ]
Kontra, R [1 ]
Burnham, J [1 ]
Lavoie, M [1 ]
机构：
[1] IBM Corp, Microelec, Essex Jct, VT 05452 USA
来源：
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE | 2003年
关键词：
D O I：
10.1109/PPID.2003.1200945
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Fluorine is introduced into the pfet and nfet of a triple-oxide (1.6/2.2/5.2nm) 90nm nitrided-oxide CMOS technology. While the effects on the pfet gate oxide are relatively subtle, the nfet is very significantly affected. The effective thickness of the oxide increases by 0.5nm, much of the nitrogen is removed, and the structural integrity of the film is compromised. Electrical data, SIMS, TEM, and HRTEM analysis are used to characterize the films.
引用
收藏
页码：150 / 153
页数：4
相关论文
共 37 条
  • [1] Gate oxide damage and charging characterization in 0.13μm, triple oxide (1.7/2.2/5.2nm) bulk technology
    Hook, TB
    Harmon, D
    Lai, W
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 10 - 13
  • [2] Characterization of plasma damage in plasma nitrided gate dielectrics for advanced CMOS dual gate oxide process
    Chen, CC
    Yu, MC
    Cheng, JY
    Wang, MF
    Lee, TL
    Chen, SC
    Yu, CH
    Liang, MS
    Chen, CH
    Yang, CW
    Fang, YK
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 41 - 44
  • [3] A triple gate oxide CMOS technology using fluorine implant for system-on-a-chip
    Goto, Y
    Imai, K
    Hasegawa, E
    Ohashi, T
    Kimizuka, N
    Toda, T
    Hamanaka, N
    Horiuchi, T
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 148 - 149
  • [4] PMOS NBTI analysis of a 45nm CMOS-SOI Process with Nitrided Gate Dielectric
    Geoghegan, K. B.
    Siddiqui, J. J.
    Weatherford, T. R.
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 199 - 202
  • [5] A triple gate oxide logic process for 90nm manufacturing technology
    Chen, C
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722
  • [6] Hot-electron-induced electron trapping in 0.13 μm nMOSFETs with ultrathin (EOT=1.6 nm) nitrided gate oxide
    Chen, CW
    Chien, CH
    Perng, TH
    Chang, CY
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (08) : G187 - G189
  • [7] 45-nm node NiSiFUSI on nitrided oxide bulk CMOS fabricated by a novel integration process
    Yu, S
    Lu, JP
    Mehrad, F
    Bu, H
    Sbanware, A
    Ramin, A
    Pas, M
    Visokay, MR
    Vitale, S
    Yang, SH
    Jiang, P
    Hall, L
    Montgomery, C
    Obeng, Y
    Bowen, C
    Hong, H
    Tran, J
    Chapman, R
    Bushman, S
    Machala, C
    Blatchford, J
    Kraft, R
    Colombo, L
    Johnson, S
    McKee, B
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 231 - 234
  • [8] EXPLORING THE EFFECT OF GATE OXIDE PROCESS ON ELECTRICAL PERFORMANCE OF CMOS DEVICE
    Hu, Yongkang
    Teng, Qiao
    Wu, Yongyu
    Wang, Zenan
    Xu, Kai
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [9] 1.6 nm oxide equivalent gate dielectrics using nitride/oxide (N/O) composites prepared by RPECVD/oxidation process
    Wu, YD
    Lee, YM
    Lucovsky, G
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (03) : 116 - 118
  • [10] The effects of fluorine on parametrics and reliability in a 0.18-μm 3.5/6.8 nm dual gate oxide CMOS technology
    Hook, TB
    Adler, E
    Guarin, F
    Lukaitis, J
    Rovedo, N
    Schruefer, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (07) : 1346 - 1353
1234