PaDReH -: A framework for the design and implementation of dynamically and partially reconfigurable systems

被引:9
|
作者
Carvalho, E [1 ]
Calazans, N [1 ]
Briäo, E [1 ]
Moraes, F [1 ]
机构
[1] Pontificia Univ Catol Rio Grande Sul, FACIN, BR-90619900 Porto Alegre, RS, Brazil
关键词
dynamically and partially reconfigurable systems; reconfiguration control; partial bitstream generation; run-time reconfiguration;
D O I
10.1145/1016568.1016580
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamically and Partially Reconfigurable Systems (DRSs) are those where any portion of the hardware behavior can be altered at application execution time. These systems have the potential to provide hardware with flexibility similar to that of software, while leading to better performance and smaller system size. However, the widespread acceptance of DRSs depends on adequate support to design and implement them. This work proposes a framework for DRS design and implementation named PADReH. The approach is compared to other propositions available in the literature. The first steps of the framework implementation are described, involving methods and tools to control the hardware reconfiguration process and the generation of partial bitstreams. The main contribution of the work is to provide means to systematically reduce the lack of support currently hampering the adoption of DRSs as a mainstream technology.
引用
收藏
页码:10 / 15
页数:6
相关论文
共 50 条
  • [1] Dynamically swappable hardware design in partially reconfigurable systems
    Huang, Chun-Hsian
    Shih, Kai-Jung
    Lin, Chao-Sheng
    Chang, Shih-Shiue
    Hsiung, Pao-Ann
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2742 - 2745
  • [2] Virtualizable Hardware/Software Design Infrastructure for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (02)
  • [3] Model-Based Verification and Estimation Framework for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2011, 7 (02) : 287 - 301
  • [4] Software-Controlled Dynamically Swappable Hardware Design in Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [5] Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (01) : 19 - 23
  • [6] An Optimization Framework for Dynamically Reconfigurable Battery Systems
    Lin, Ni
    Ci, Song
    Wu, Dalei
    Guo, Haifeng
    [J]. IEEE TRANSACTIONS ON ENERGY CONVERSION, 2018, 33 (04) : 1669 - 1676
  • [7] Architecture and implementation of a remote management framework for dynamically reconfigurable devices
    Chakravorty, R
    Ottevanger, H
    [J]. 10TH IEEE INTERNATIONAL CONFERENCE ON NETWORKS (ICON 2002), PROCEEDINGS, 2002, : 375 - 380
  • [8] <bold>PERFECTO: A SYSTEMC-BASED PERFORMANCE EVALUATION FRAMEWORK FOR DYNAMICALLY PARTIALLY RECONFIGURABLE SYSTEMS</bold>
    Hsiung, Pao-Ann
    Huang, Chun-Hsian
    Liao, Chih-Feng
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 190 - 195
  • [9] Design and optimization of dynamically reconfigurable embedded systems
    Mei, BF
    Vernalde, S
    De Man, H
    Lauwereins, R
    [J]. ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 78 - 84
  • [10] Reconfigurable topology synthesis for application-specific NoC on partially dynamically reconfigurable systems
    Huang, Jinglei
    Xu, Xiaodong
    Wang, Nan
    Chen, Song
    [J]. INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 331 - 343