High holding voltage SCR for robust electrostatic discharge protection

被引:6
|
作者
Qi, Zhao [1 ]
Qiao, Ming [1 ]
He, Yitao [1 ]
Zhang, Bo [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
基金
中国国家自然科学基金;
关键词
electrostatic discharge; holding voltage; latch-up-free; failure current; ESD PROTECTION; DEVICE; DESIGN;
D O I
10.1088/1674-1056/26/7/077304
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A novel silicon controlled rectifier (SCR) with high holding voltage (V-h) for electrostatic discharge (ESD) protection is proposed and investigated in this paper. The proposed SCR obtains high V-h by adding a long N+ layer (LN+) and a long P+ layer (LP+), which divide the conventional low voltage trigger silicon controlled rectifier (LVTSCR) into two SCRs (SCR1: P+/Nwell/Pwell/N+ and SCR2: P+/LN+/LP+/N+) with a shared emitter. Under the low ESD current (IESD), the two SCRs are turned on at the same time to induce the first snapback with high V-h (V-h1). As the I-ESD increases, the SCR2 will be turned off because of its low current gain. Therefore, the I-ESD will flow through the longer SCR1 path, bypassing SCR2, which induces the second snapback with high V-h (V-h2). The anti-latch-up ability of the proposed SCR for ESD protection is proved by a dynamic TLP-like (Transmission Line Pulse-like) simulation. An optimized V-h2 of 7.4 V with a maximum failure current (I-t2) of 14.7 mA/mu m is obtained by the simulation.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] SCR Device with High Holding Current for On-chip ESD Protection
    Zhang, Peng
    Wang, Yuan
    Jia, Song
    Zhang, Xing
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [42] A New SCR-LDMOSFET Embedded P-Region for Electrostatic Discharge Protection
    Cheng, J. B.
    Chen, S. S.
    Tian, L.
    2018 IEEE INTERNATIONAL POWER ELECTRONICS AND APPLICATION CONFERENCE AND EXPOSITION (PEAC), 2018, : 510 - 512
  • [43] A novel and robust un-assisted, low-trigger and high-holding voltage SCR (uSCR) for area-efficient on-chip ESD protection
    Lou, Lifang
    Liou, Juin J.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 605 - 607
  • [44] CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage
    Ker, Ming-Dou
    Wu, Chung-Yu
    1600, (37):
  • [45] CMOS ON-CHIP ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT USING 4-SCR STRUCTURES WITH LOW ESD-TRIGGER VOLTAGE
    KER, MD
    WU, CY
    SOLID-STATE ELECTRONICS, 1994, 37 (01) : 17 - 26
  • [46] An SCR-Incorporated BJT Device for Robust ESD Protection With High Latchup Immunity in High-Voltage Technology
    Huang, Chih-Yao
    Chiu, Fu-Chien
    Chen, Quo-Ker
    Lai, Ming-Fang
    Tseng, Jen-Chou
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (01) : 113 - 123
  • [47] Research on High Voltage Electrostatic Discharge to EED and Fuze
    Zhao, Tuan
    Wang, Lixia
    Feng, Qingmei
    Yao, Hongzhi
    Ji, Xiangfei
    PIERS 2011 SUZHOU: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, 2011, : 1325 - 1328
  • [48] An unassisted, low trigger-, and high holding-voltage SCR (uSCR) for on-chip ESD-protection applications
    Lou, Lifang
    Liou, Juin J.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1120 - 1122
  • [49] No-Snapback Silicon-Controlled Rectifier for Electrostatic Discharge Protection of High-Voltage ICs
    Wang, Zhixin
    Klebanov, Maxim
    Cooper, Richard B.
    Liang, Wei
    Courtney, Sebastian
    Liou, Juin J.
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (11) : 1121 - 1123
  • [50] A novel SCR-LDMOS for high voltage ESD protection
    Deng Jing
    Chen Xingbi
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,