共 50 条
- [22] A Comparison of Multiplierless Multiple Constant Multiplication using Common Subexpression Elimination Method 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 298 - +
- [23] Towards low-power synthesis: A common sub-expression extraction algorithm under delay constraints Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 704 - 707
- [25] Low Power Implementation Of Digital Filters Using DBNS Representation And Sub-expression Sharing SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 490 - 495
- [26] Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (03): : 259 - 274
- [27] Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits Journal of Signal Processing Systems, 2013, 70 : 259 - 274
- [28] New cost-effective VLSI implementation of multiplierless FIR filter using common subexpression elimination 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1445 - 1448
- [29] Multiplierless Realization of Linear DSP Transforms by Using Common Two-Term Expressions Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 163 - 172
- [30] Multiplierless realization of linear DSP transforms by using common two-term expressions JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (03): : 163 - 172