Design of Two Channel Multiplierless Filterbank using Common Sub-expression Elimination

被引:0
|
作者
Sharma, I. [1 ]
Kumar, A. [1 ,2 ]
Singh, G. K. [3 ]
机构
[1] PDPM Indian Inst Informat Technol Design & Mfg Ja, Jabalpur 482005, MP, India
[2] Gwangju Inst Sci & Technol, Sch Elect Engn & Comp Sci, Gwangju, South Korea
[3] Indian Inst Technol, Dept Elect Engn, Roorkee 247667, Uttrakhand, India
关键词
Two-channel filter; Canonical sign digit (CSD); Common sub-expression elimination(CSE); Cuckoo search algorithm (CSA); PARTICLE SWARM OPTIMIZATION; FIR FILTERS; ALGORITHM; DIGIT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a simple and efficient design technique for a two-channel multiplier less filterbank using common sub-expression elimination (CSE) algorithm for a given stop-band attenuation (As) and channel overlapping. Novelty of this paper lies in the unique utilization of cuckoo search algorithm for exploiting both quantized coefficients and canonical sign digit (CSD) converted coefficients such that the magnitude response of prototype filter is optimized to 0.7071 at frequency omega=pi/2. In the proposed method, hardware reduction in term of adders is achieved using CSE. A comparative analysis of various CSE algorithms with the proposed method has also been made for designing two-channel filter bank. Performance of the proposed algorithm is illustrated in terms of number of adders (NA) and adder gain (AG).
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Low-power CSD linear phase FIR filter structure using vertical common sub-expression
    Jang, Y
    Yang, S
    ELECTRONICS LETTERS, 2002, 38 (15) : 777 - 779
  • [22] A Comparison of Multiplierless Multiple Constant Multiplication using Common Subexpression Elimination Method
    Takahashi, Yasuhiro
    Sekine, Toshikazu
    Yokoyama, Michio
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 298 - +
  • [23] Towards low-power synthesis: A common sub-expression extraction algorithm under delay constraints
    Amer, I
    Badawy, W
    Mudawwar, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 704 - 707
  • [24] Design of multiplierless prototype filter for two-channel filter bank using hybrid method in FCSD space
    Sharma, Ila
    Kumar, Anil
    Singh, Girish Kumar
    Lee, Heung-No
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (01) : 29 - 40
  • [25] Low Power Implementation Of Digital Filters Using DBNS Representation And Sub-expression Sharing
    Kacem, Radhia
    Khouja, Nadia
    Grati, Khaled
    Ghazel, Adel
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 490 - 495
  • [26] Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits
    Hu, Yingbo
    Parhi, Keshab K.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (03): : 259 - 274
  • [27] Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits
    Yingbo Hu
    Keshab K. Parhi
    Journal of Signal Processing Systems, 2013, 70 : 259 - 274
  • [28] New cost-effective VLSI implementation of multiplierless FIR filter using common subexpression elimination
    Takahashi, Y
    Yokoyama, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1445 - 1448
  • [29] Multiplierless Realization of Linear DSP Transforms by Using Common Two-Term Expressions
    Arda Yurdakul
    Günhan Dündar
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 163 - 172
  • [30] Multiplierless realization of linear DSP transforms by using common two-term expressions
    Yurdakul, A
    Dündar, G
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (03): : 163 - 172