共 50 条
- [1] Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors Comput Archit News, 2 (147):
- [2] Dynamic Register File Partitioning in Superscalar Microprocessors for Energy Efficiency 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 515 - 520
- [3] Parametric superscalar microprocessors CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 73 - 73
- [4] An issue logic for Superscalar Microprocessors COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 268 - 271
- [5] Techniques for verifying superscalar microprocessors 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 552 - 557
- [6] Sectored renaming for superscalar microprocessors 1999 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1999, : 59 - 64
- [7] Exploiting narrow values for energy efficiency in the register files of superscalar microprocessors INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 477 - 485
- [8] An algebraic model of correctness for superscalar microprocessors FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 346 - 361
- [9] Increasing the cache efficiency by eliminating noise TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 147 - +
- [10] Tuning the GNU instruction scheduler to superscalar microprocessors 23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 275 - 282