Increasing cache port efficiency for dynamic superscalar microprocessors

被引:0
|
作者
Wilson, KM [1 ]
Olukotun, K [1 ]
Rosenblum, M [1 ]
机构
[1] STANFORD UNIV,COMP SYST LAB,STANFORD,CA 94305
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:147 / 157
页数:11
相关论文
共 50 条
  • [2] Dynamic Register File Partitioning in Superscalar Microprocessors for Energy Efficiency
    Ozsoy, Meltem
    Kocberber, Y. Onur
    Kayaalp, Mehmet
    Ergin, Oguz
    2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 515 - 520
  • [3] Parametric superscalar microprocessors
    Karim, F
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 73 - 73
  • [4] An issue logic for Superscalar Microprocessors
    Shiao, FJ
    Shieh, JJ
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 268 - 271
  • [5] Techniques for verifying superscalar microprocessors
    Burch, JR
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 552 - 557
  • [6] Sectored renaming for superscalar microprocessors
    Pita, A
    Malik, N
    1999 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1999, : 59 - 64
  • [7] Exploiting narrow values for energy efficiency in the register files of superscalar microprocessors
    Ergin, Oguz
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 477 - 485
  • [8] An algebraic model of correctness for superscalar microprocessors
    Fox, ACJ
    Harman, NA
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 346 - 361
  • [9] Increasing the cache efficiency by eliminating noise
    Pujara, Prateek
    Aggarwal, Aneesh
    TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 147 - +
  • [10] Tuning the GNU instruction scheduler to superscalar microprocessors
    Unger, A
    Zehendner, E
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 275 - 282