CHANNEL SIZE OPTIMIZATION FOR 3D-IC INTEGRATED INTERLAYER MICROCHANNEL LIQUID COOLING

被引:0
|
作者
Ma, D. D. [1 ]
Xia, G. D. [1 ]
Wang, W. [1 ]
Li, Y. F. [1 ]
Jia, Y. T. [1 ]
机构
[1] Beijing Univ Technol, Coll Environm & Energy Engn, Minist Educ, Key Lab Enhanced Heat Transfer & Energy Conservat, Beijing, Peoples R China
关键词
3D-IC; interlayer cooling; wave channel; heat transfer; fluid flow; structure optimization; HEAT-TRANSFER; TEMPERATURE UNIFORMITY; FLUID-FLOW; SINK; DESIGN; PERFORMANCE; BIFURCATIONS;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
3D-IC is getting increasingly attractive, as it improves speed and frequency, and reduces power consumption, noise and latency. However, three dimension (3D) integration technologies bring a new serious challenge to chip thermal management with the power density increased exponentially. Interlayer microchannel liquid cooling is thought as a promising and scalable solution for cooling high heat flux 3D-IC. In this paper, firstly channel number, channel width and height parameters of rectangular channel are optimized by the method of multi-objective parameter optimization under given overall size of 5mm in length and 5mm in width. The results show the total thermal resistances can reach very small under individual constraint condition of volume flow rates, but the pressure drop is too larger to accept. The minimum thermal resistance structure can be got by multi-objective optimization at various constraint conditions. It is found that the channel height and width increase with increasing of flow rates at pumping power less than 0.1W and pressure drop less than 20kPa. Secondly, the zigzag channels are designed on the basis of the optimized rectangular channel structure. The expansion and contraction ratio as an important parameter is optimized by numerical simulation. The thermal enhancement factor and Nusselt number measure the comprehensive performances of heat transfer. The results show heat transfer characteristic is enhanced with the decreasing of expansion and contraction ratio. Besides, the maximum junction temperature and maximum temperature difference are also reduced. 3D-IC with wave channel of beta=3/7 is more promising for interlayer cooling.
引用
收藏
页数:11
相关论文
共 50 条
  • [31] An Efficient Algorithm for 3D-IC TSV Assignment
    Hao, Cong
    Ding, Nan
    Yoshimura, Takeshi
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
  • [32] 3D-IC technology for contribution to the IoT society
    Kikuchi K.
    Journal of Japan Institute of Electronics Packaging, 2019, 22 (06): : 501 - 506
  • [33] Chiplet Concept and Rapid Prototyping of 3D-IC
    Fukushima T.
    Journal of Japan Institute of Electronics Packaging, 2023, 26 (04) : 333 - 340
  • [34] Process technology - interconnect and 3D-IC technologies
    Hasegawa, Toshiaki
    Kohl, Paul
    Technical Digest - International Electron Devices Meeting, IEDM, 2008,
  • [35] Multiphysics Simulation of 3-D ICs With Integrated Microchannel Cooling
    Lu, Tianjian
    Zhang, Feini
    Jin, Jian-Ming
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1620 - 1629
  • [36] Transient thermal and mechanical modeling of 3D-IC structures
    Zhang, J
    Lu, JQ
    Gutmann, RJ
    Cale, TS
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 370 - 380
  • [37] R&D of 3D-IC Technology for System Integration
    Kikuchi K.
    Journal of Japan Institute of Electronics Packaging, 2023, 26 (04) : 326 - 332
  • [38] DESIGN AND RELIABILITY ASSESSMENT OF NOVEL 3D-IC PACKAGING
    Su, Y. -F.
    Chiang, K. -N.
    Liang, Steven Y.
    JOURNAL OF MECHANICS, 2017, 33 (02) : 193 - 203
  • [39] Fast Thermal Goodness Evaluation of a 3D-IC Floorplan
    Vendra, Satya K.
    Chrzanowska-Jeske, Malgorzata
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 367 - 373
  • [40] Failure Analysis of the Through Silicon Via in Three-dimensional Integrated Circuit (3D-IC)
    Hossain, Nahid M.
    Kuchukulla, Ritesh Kumar Reddy
    Chowdhury, Masud H.
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,