A 56Gb/s PAM-4/NRZ Transceiver in 40nm CMOS

被引：0
|
作者：
Peng, Pen-Jui [1 ]
Li, Jeng-Feng [1 ]
Chen, Li-Yang [1 ]
Lee, Jri [1 ]
机构：
[1] Natl Taiwan Univ, Taipei, Taiwan
来源：
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
6.1
引用
收藏
页码：110 / 110
页数：1
相关论文
共 50 条
  • [21] A 4-40 Gb/s PAM-4 transmitter with a hybrid driver in 65 nm CMOS technology
    Wang, Dengjie
    Chen, Hong
    Luan, Wenhuan
    Lin, Xin
    Lv, Fangxu
    Wang, Ziqiang
    Jiang, Hanjun
    Zhang, Chun
    Wang, Zhihua
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 251 - 254
  • [22] An adaptive PAM-4 5 Gb/s backplane transceiver in 0.25 um CMOS
    Sonntag, J
    Stonick, J
    Gorecki, J
    Beale, B
    Check, B
    Gong, XM
    Guiliano, J
    Lee, K
    Lefferts, B
    Martin, D
    Moon, UK
    Sengir, A
    Titus, S
    Wei, GY
    Weinlader, D
    Yang, Y
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 363 - 366
  • [23] 32-Gb/s NRZ and 40-Gb/s PAM-4 Transimpedance Amplifier Paralleling with a Differentiator for Bandwidth Enhancement in 90-nm CMOS Technology
    Jau-Ji Jou
    Tien-Tsorng Shih
    Hao-Wen Hsu
    Circuits, Systems, and Signal Processing, 2022, 41 : 621 - 635
  • [24] 32-Gb/s NRZ and 40-Gb/s PAM-4 Transimpedance Amplifier Paralleling with a Differentiator for Bandwidth Enhancement in 90-nm CMOS Technology
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Hsu, Hao-Wen
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (02) : 621 - 635
  • [25] A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET
    Kim, Jihwan
    Balankutty, Ajay
    Dokania, Rajeev K.
    Elshazly, Amr
    Kim, Hyung Seok
    Kundu, Sandipan
    Shi, Dan
    Weaver, Skyler
    Yu, Kai
    O'Mahony, Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) : 29 - 42
  • [26] An Inverter-Based Analog Front-End for a 56-Gb/s PAM-4 Wireline Transceiver in 16-nm CMOS
    Zheng, Kevin
    Frans, Yohan
    Ambatipudi, Sai Lalith
    Asuncion, Santiago
    Reddy, Hari Teja
    Chang, Ken
    Murmann, Boris
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 249 - 252
  • [27] A 28/56 Gb/s NRZ/PAM-4 dual-mode transceiver with 1/4 rate reconfigurable 4-tap FFE and half-rate slicer in a 28-nm CMOS
    He, Yukun
    Yuan, Zhao
    Wang, Kanan
    Tang, Renjie
    He, Yunxiang
    Chen, Xian
    Ye, Zhengyang
    Gui, Xiaoyan
    JOURNAL OF SEMICONDUCTORS, 2024, 45 (06)
  • [28] A 28/56 Gb/s NRZ/PAM-4 dual-mode transceiver with 1/4 rate reconfigurable 4-tap FFE and half-rate slicer in a 28-nm CMOS
    Yukun He
    Zhao Yuan
    Kanan Wang
    Renjie Tang
    Yunxiang He
    Xian Chen
    Zhengyang Ye
    Xiaoyan Gui
    Journal of Semiconductors, 2024, 45 (06) : 43 - 55
  • [29] Low-Power 56Gb/s NRZ Microring Modulator Driver in 28nm FDSOI CMOS
    Ramon, Hannes
    Vanhoecke, Michael
    Verbist, Jochem
    Soenen, Wouter
    De Heyn, Peter
    Ban, Yoojin
    Pantouvaki, Marianna
    Van Campenhout, Joris
    Ossieur, Peter
    Yin, Xin
    Bauwelinck, Johan
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2018, 30 (05) : 467 - 470
  • [30] A 20Gb/s Transceiver with Framed-Pulsewidth Modulation in 40nm CMOS
    Jeon, Sejun
    Kwon, Woohyun
    Yoon, Taehun
    Yoon, Jong-Hyeok
    Kwon, Kyeongha
    Yang, Jaehyeok
    Bae, Hyeon-Min
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 270 - +
12345