共 50 条
- [1] An efficient VLSI architecture for the computation of 1-D discrete wavelet transform [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2002, 31 (03): : 231 - 241
- [2] An Efficient VLSI Architecture for the Computation of 1-D Discrete Wavelet Transform [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2002, 31 : 231 - 241
- [3] An efficient VLSI architecture of 1-D lifting discrete wavelet transform [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 2009 - 2014
- [4] A VLSI architecture for a high-speed computation of the 1-D discrete wavelet transform [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1461 - 1464
- [6] Efficient VLSI Architecture for Implementation of 1-D Discrete Wavelet Transform Based on Distributed Arithmetic [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1195 - 1198
- [7] An efficient architecture for 1-D discrete biorthogonal wavelet transform [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 697 - 700
- [9] An efficient buffer-based architecture for on-line computation of 1-D discrete wavelet transform [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 201 - 204
- [10] Low Power High Speed VLSI Architecture for 1-D Discrete Wavelet Transform [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,