共 50 条
- [1] A space vector PWM scheme to reduce common mode voltage for a cascaded multilevel inverter 2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, : 227 - +
- [2] Modeling of Common-Mode Voltage Source for Multilevel Inverter Topologies PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2020,
- [3] Research on Eliminating Common-mode Voltage of Cascaded High-voltage Inverter Based on SVM 2010 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2010,
- [5] Common-mode voltage of hybrid multilevel high voltage inverter and its cancellation technology Gaodianya Jishu/High Voltage Engineering, 2009, 35 (05): : 1150 - 1155
- [8] Common-Mode Voltage Eliminated 2-level PWM Inverter Based on a Cascaded 3-level Inverter 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 561 - 566
- [9] Space Vector Techniques for a Binary-Cascaded Multilevel Inverter Operating Under Reduced Common-Mode Voltage With Reduced Commutations IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY, 2022, 3 : 615 - 627