A stable partitioning algorithm for VLSI circuits

被引：0
|
作者：
Cherng, JS [1 ]
Chen, SJ [1 ]
机构：
[1] NATL TAIWAN UNIV,DEPT ELECT ENGN,TAIPEI 10764,TAIWAN
来源：
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1996年
关键词：
D O I：
10.1109/CICC.1996.510534
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：163 / 166
页数：4
相关论文
共 50 条
  • [31] Hybrid Partitioning Algorithm for Area Minimization in Circuits
    Swetha, Rajine R.
    Devi, Sumithra K. A.
    Yousef, Sufian
    INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONVERGENCE (ICCC 2015), 2015, 48 : 692 - 698
  • [32] An efficient partitioning algorithm of combinational CMOS circuits
    Shaer, B
    Dib, K
    ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 159 - 164
  • [33] Cluster-aware iterative improvement techniques for partitioning large VLSI circuits
    Dutt, S
    Deng, WY
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (01) : 91 - 121
  • [34] GENETIC ALGORITHM FOR NODE PARTITIONING PROBLEM AND APPLICATIONS IN VLSI DESIGN
    CHANDRASEKHARAM, R
    SUBHRAMANIAN, S
    CHAUDHURY, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (05): : 255 - 260
  • [35] A connectivity based clustering algorithm with application to VLSI circuit partitioning
    Li, Jianhua
    Behjat, Laleh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) : 384 - 388
  • [36] AN IMPROVED MIN-CUT ALGORITHM FOR PARTITIONING VLSI NETWORKS
    KRISHNAMURTHY, B
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (05) : 438 - 446
  • [37] GENERATING TEST PATTERNS FOR VLSI CIRCUITS USING A GENETIC ALGORITHM
    ODARE, MJ
    ARSLAN, T
    ELECTRONICS LETTERS, 1994, 30 (10) : 778 - 779
  • [38] Fast Auto-Correction algorithm for Digital VLSI Circuits
    Gaber, Lamya
    Hussein, Aziza I.
    Moness, Mohammed
    LEARNING AND TECHNOLOGY CONFERENCE 2020; BEYOND 5G: PAVING THE WAY FOR 6G, 2021, 182 : 95 - 102
  • [39] A fast algorithm for critical path tracing in VLSI digital circuits
    Wu, L
    Walker, DMH
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 178 - 186
  • [40] PARALLEL VLSI ALGORITHM FOR STABLE INVERSION OF DENSE MATRICES
    ELAMAWY, A
    DHARMARAJAN, KR
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 575 - 580
12345