Thermoreflectance imager sees microscopic IC features through silicon

被引：0
|
作者：
Tessier, Gilles
机构：
来源：
LASER FOCUS WORLD | 2007年 / 43卷 / 06期
关键词：
D O I：
暂无
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：11 / 11
页数：1
相关论文
共 50 条
  • [41] Through-Silicon-Via Capacitance Reduction Technique to Benefit 3-D IC Performance
    Katti, Guruprasad
    Stucchi, Michele
    Van Olmen, Jan
    De Meyer, Kristin
    Dehaene, Wim
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 549 - 551
  • [42] Pulse Shrinkage Based Pre-bond Through Silicon Vias Test in 3D IC
    Chang Hao
    Liang Huaguo
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [43] Effects of TSV (Through Silicon Via) Interposer/Chip on the Thermal Performances of 3D IC Packaging
    Lau, John H.
    Yue, Tang Gong
    Hoe, Germaine Yen Yi
    Wu, Zhang Xiao
    Chong, Chai Tai
    Damaruganath, Pinjala
    Vaidyanathan, Kripesh
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 67 - 74
  • [44] Integration challenges of copper Through Silicon Via (TSV) metallization for 3D-stacked IC integration
    Van Olmen, J.
    Huyghebaert, C.
    Coenen, J.
    Van Aelst, J.
    Sleeckx, E.
    Van Ammel, A.
    Armini, S.
    Katti, G.
    Vaes, J.
    Dehaene, W.
    Beyne, E.
    Travaly, Y.
    MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 745 - 748
  • [45] Design of Novel Through Silicon via Structures for Reduced Crosstalk Effects in 3D IC Applicationse
    Ganimidi, Mounika
    Kumar, Vobulapuram Ramesh
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 599 - 605
  • [46] Thermal Stress Analysis and Design Guidelines for Through Silicon Via Structure in 3D IC Integration
    Zhang, Yuanxiang
    Wang, Jiankun
    Yu, Sijia
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 883 - 885
  • [47] Testing Through Silicon Vias in Power Distribution Network of 3D-IC with Manufacturing Variability Cancellation
    Hachiya, Koutaro
    Kurokawa, Atsushi
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 290 - 293
  • [48] Analytical and finite element methodology modeling of the thermal management of 3D IC with through silicon via
    Wu, Mei-Ling
    Lan, Jia-Shen
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2016, 28 (04) : 177 - 187
  • [49] Crosstalk Analysis of Through Silicon Vias With Low Pitch-to-diameter ratio in 3D-IC
    Liu, Sheng
    Zhu, Jianping
    Shi, Yongrong
    Hu, Xing
    Tang, Wanchun
    2013 PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (ISAP), VOLS 1 AND 2, 2013,
  • [50] Shielding Structures for Through Silicon Via (TSV) to Active Circuit Noise Coupling in 3D IC
    Lim, Jaemin
    Lee, Manho
    Jung, Daniel H.
    Kim, Jonghoon J.
    Choi, Sumin
    Lee, Hyunsuk
    Kim, Joungho
    2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits, 2015, : 248 - 251
12345