3D Path Finder Methodology for the Design of 3DICs and Interposers

被引:0
|
作者
Swaminathan, Madhavan [1 ]
Martin, Bill [2 ]
Han, Ki Jin [2 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engg, Atlanta, GA 30332 USA
[2] UNIST, Sch ECE, Ulsan 689798, South Korea
关键词
path finder; insertion loss; cross talk; TSV; package on package; wirebond;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D technology is emerging as a mechanism to continue Moore's Law for 3D ICs. Similarly, interposer technology is being viewed as a method to continue "More than Moore" scaling. With both these technologies providing significantly improved integration levels as compared to other options, the electronics industry is preparing itself for the next semiconductor revolution. With 3D technology still in its infancy, we introduce the concept of path finding in this paper, which is an exploratory phase in the design cycle where early decisions can be made on the technologies to use, the structures to design and the process parameters to define to obtain the appropriate responses. This paper covers the 3D Path Finder (3DPF) methodology which includes model development (user interface) and numerical solver. One example is covered to show the attractiveness of using an exploratory tool such as 3DPF early in the design cycle.
引用
收藏
页码:21 / 24
页数:4
相关论文
共 50 条
  • [1] Thermal Performance of 3DICs
    Garrou, Phil
    [J]. SOLID STATE TECHNOLOGY, 2015, 58 (01) : 13 - 13
  • [2] Design Considerations for Radio Frequency 3DICs
    Tseng, Ying-Cheng
    Chang, Chang-Bao
    Tang, Chin-Khai
    Cheng, Chi-Hsuan
    Lu, Yi-Chang
    Lin, Kun-You
    Wu, Tzong-Lin
    Wu, Ruey-Beei
    [J]. 2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 197 - 200
  • [3] Advanced Cu-Cu Thermocompression Bonding Methodology for Future 3DICs
    Mitsuishi, Hajime
    Tsuto, Takashi
    Okada, Masashi
    Sugaya, Isao
    Ohmori, Kaoru
    Fukuda, Minoru
    Okamoto, Kazuya
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2016, : 485 - 488
  • [4] Design and Modeling for 3D ICs and Interposers
    Swaminathan, Madhavan
    Han, Ki Jin
    [J]. WSPC Series in Advanced Integration and Packaging, 2013, 2 : 1 - 379
  • [5] Evaluation of 3DICs and Fabrication of Monolithic Interlayer Vias
    Wahby, William
    Dembla, Ashish
    Bahr, Muhannad
    [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [6] Superposition Principle Applied to Thermal Analysis for 3DICs
    Clarke, Hadrien
    Murakami, Kazuaki
    [J]. CIRCUITS, SYSTEM AND SIMULATION, 2011, 7 : 159 - 164
  • [7] Junction-level Thermal Extraction and Simulation of 3DICs
    Melamed, Samson
    Thorolfsson, Thorlindur
    Srinivasan, Adi
    Cheng, Edmund
    Franzon, Paul
    Davis, Rhett
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 395 - +
  • [8] Multiobjective Optimization of Cost, Performance and Thermal Reliability in 3DICs
    Kashfi, Fatemeh
    Draper, Jeff
    [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 404 - 411
  • [9] 3DICs for Tera-Scale Computing - A Case Study
    Karnik, Tanay
    Somasekhar, Dinesh
    Borkar, Shekhar
    [J]. ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 77 - 77
  • [10] A Path Finding Based SI Design Methodology for 3D Integration
    Martin, Bill
    Han, Kijin
    Swaminathan, Madhavan
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2124 - 2130