ARENA - Dynamic Run-Time Map Generation for Multiplayer Shooters

被引:0
|
作者
Bhojan, Anand [1 ]
Wong, Hong Wei [1 ]
机构
[1] Natl Univ Singapore, Sch Comp, Singapore 117548, Singapore
来源
关键词
games; procedural content generation; game map generation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present simple and novel method to procedurally generate the game maps for multiplayer shooter games faster (in order of seconds) without compromising the expected features of a good multiplayer shooter environment.
引用
收藏
页码:149 / 158
页数:10
相关论文
共 50 条
  • [41] Compiling for template-based run-time code generation
    Smith, F
    Grossman, D
    Morrisett, G
    Hornof, L
    Jim, T
    JOURNAL OF FUNCTIONAL PROGRAMMING, 2003, 13 : 677 - 708
  • [42] Automatic Run-Time Manager Generation for Reconfigurable MPSoC Architectures
    Durelli, Gianluca
    Pilato, Christian
    Cazzaniga, Andrea
    Sciuto, Donatella
    Santambrogio, Marco D.
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [43] Run-Time Dynamic Resource Adjustment for Mitigating Skew in MapReduce
    Liu, Zhihong
    Zhang, Shuo
    Liu, Yaping
    Wang, Xiangke
    Yin, Dong
    CMES-COMPUTER MODELING IN ENGINEERING & SCIENCES, 2021, 126 (02): : 771 - 790
  • [44] Dynamic compilation of a reflective language using run-time specialization
    Masuhara, H
    Sugita, Y
    Yonezawa, A
    INTERNATIONAL SYMPOSIUM ON PRINCIPLES OF SOFTWARE EVOLUTION, PROCEEDINGS, 2000, : 128 - 137
  • [45] Run-time mapping for dynamic reconfiguration management in embedded systems
    Benoit, Pascal
    Torres, Lionel
    Sassatelli, Gilles
    Robert, Michel
    Saint-Jean, Nicolas
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2010, 4 (3-4) : 276 - 291
  • [46] Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
    Horta, EL
    Lockwood, JW
    Taylor, DE
    Parlour, D
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 343 - 348
  • [47] On the Influence of Models at Run-Time Traces in Dynamic Feature Location
    Arcega, Lorena
    Font, Jaime
    Haugen, Oystein
    Cetina, Carlos
    MODELLING FOUNDATIONS AND APPLICATIONS, ECMFA 2017, 2017, 10376 : 90 - 105
  • [48] FPGA implementation of dynamic run-time behavior reconfiguration in robots
    Tadigotla, V.
    Sliger, L.
    Commuri, S.
    PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL, 2006, : 217 - +
  • [49] Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling
    Bang, Sung-Yong
    Bang, Kwanhu
    Yoon, Sungroh
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (09) : 1334 - 1347
  • [50] Run-time reconfiguration at Xilinx
    Guccione, SA
    PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 873 - 873