Filling efficiency of flip-chip underfill encapsulation process

被引:13
|
作者
Ng, Fei Chong [1 ]
Abas, Mohamad Aizat [2 ]
Abdullah, Mohd Zulkifly [1 ]
机构
[1] Univ Sains Malaysia, Sch Mech Engn, Minden, Malaysia
[2] Univ Sains Malaysia, Sch Mech Engn, George Town, Malaysia
关键词
Flip-chips; Scaling; Electronic packaging; Filling efficiency; Underfill encapsulation; CONTACT-ANGLE; FLOW; ARRAY;
D O I
10.1108/SSMT-07-2019-0026
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Purpose - This paper aims to introduce a new indicative parameter of filling efficiency to quantify the performance and productivity of the flip-chip underfill encapsulation process. Additionally, the variation effect of the bump pitch of flip-chip on the filling efficiency was demonstrated to provide insight for flip-chip design optimization. Design/methodology/approach - The filling efficiency was formulated analytically based on the conceptual spatial and temporal perspectives. Subsequently, the effect of bump pitch on filling efficiency was studied based on the past actual-scaled and current scaled-up underfill experiments. The latter scaled-up experiment was validated with both the finite volume method-based numerical simulation and analytical filling time model. Moreover, the scaling validity of scaled-up experiment was justified based on the similarity analysis of dimensionless number. Findings - Through the scaling analysis, the current scaled-up experimental system is justified to be valid since the adopted scaling factor 40 is less than the theoretical scaling limit of 270. Furthermore, the current experiment was qualitatively well validated with the numerical simulation and analytical filling time model. It is found that the filling efficiency increases with the bump pitch, such that doubling the bump pitch would triple the efficiency. Practical implications - The new performance indicative index of filling efficiency enables the package designers to justify the variation effect of underfill parameter on the overall underfill process. Moreover, the upper limit of scaling factor for scaled-up package was derived to serve as the guideline for future scaled-up underfill experiments. Originality/value - The performance of underfill process as highlighted in this paper was never being quantified before in the past literatures. Similarly, the scaling limit that is associated to the scaled-up underfill experiment was never being reported elsewhere too.
引用
收藏
页码:10 / 18
页数:9
相关论文
共 50 条
  • [31] Numerical investigation on rheology models during encapsulation of moulded underfill (MUF) for flip-chip package
    Azmi, Muhammad Afiq
    Abdullah, Mohd Zulkifly
    Shuib, Raa Khimi
    Ariff, Zulkifli Mohamad
    Loh, Wei Keat
    Ooi, Renn Chan
    Ooi, Chun Keang
    Abdullah, Muhammad Khalil
    [J]. POLYMER BULLETIN, 2024, 81 (03) : 2385 - 2406
  • [32] Numerical investigation on rheology models during encapsulation of moulded underfill (MUF) for flip-chip package
    Muhammad Afiq Azmi
    Mohd Zulkifly Abdullah
    Raa Khimi Shuib
    Zulkifli Mohamad Ariff
    Wei Keat Loh
    Renn Chan Ooi
    Chun Keang Ooi
    Muhammad Khalil Abdullah
    [J]. Polymer Bulletin, 2024, 81 : 2385 - 2406
  • [33] No-clean assembly process conditions - Effects on flip-chip/underfill reliability
    Todd, M
    Costello, K
    [J]. INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 42 - 45
  • [34] Flow Behavior Analysis of Emc in Molded Underfill (Muf) Encapsulation for Multi Flip-Chip Package
    Azmi, M. A.
    Abdullah, M. K.
    Abdullah, M. Z.
    Ariff, Z. M.
    Ismail, A.
    Aziz, M. S. Abdul
    [J]. REGIONAL CONFERENCE ON MATERIALS AND ASEAN MICROSCOPY CONFERENCE 2017 (RCM & AMC 2017), 2018, 1082
  • [35] Preliminary in-process stress analysis of flip-chip assemblies during underfill
    Palaniappan, P
    Baldwin, DF
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 579 - 585
  • [36] A total process module approach to advanced Flip-Chip underfill dispense & cure
    Carbin, JW
    Reilly, JW
    Hoffman, RH
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 276 - 287
  • [37] Non-Newtonian Flow Formulation of the Underfill Process in Flip-Chip Packaging
    Young, Wen-Bin
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 2033 - 2037
  • [38] Double-layer no-flow underfill process for flip-chip applications
    Zhang, ZQ
    Lu, JC
    Wong, CP
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (01): : 239 - 244
  • [39] Comparing the impacts of the capillary and the molded underfill process on the reliability of the flip-chip BGA
    Chen, K. A.
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2008, 31 (03): : 586 - 591
  • [40] Numerical Modeling for the Underfill Flow in Flip-Chip Packaging
    Wan, J. W.
    Zhang, W. J.
    Bergstrom, D. J.
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (02): : 227 - 234