Ultra low power CORDIC processor for wireless communication algorithms

被引：8

作者：

Sarrigeorgidis, K ^{[1
]}

Rabaey, J ^{[1
]}

机构：

[1] Univ Calif Berkeley, EECS Dept, Berkeley, CA 94720 USA

来源：

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2004年 / 38卷 / 02期

关键词：

wireless communications; cordic arithmetic; least squares; QR decomposition; redundant arithmetic; low power design;

D O I：

10.1023/B:VLSI.0000040424.11334.34

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We designed and implemented an ultra low power CORDIC processor which targets the implementation of advanced wireless communications algorithms based on Givens rotations and Householder reflections. We propose a modified CORDIC algorithm and architecture, and we elaborate on the low power architectural and algorithmic techniques for minimizing its power consumption. Our CORDIC implementation consumes, in rotate mode, on average 50 muW @ 10 MHz under 1 V supply voltage in a .25 mum technology.

引用

页码：115 / 130

页数：16

共 50 条

[11] Ultra-low power wireless communication system for cable joints' temperature detecting
Hu Chunyang
Liang Ming
Liu Huaizhe
Wang Ying
Zhang Li
Sun Jiandong
[J]. 2006 INTERNATIONAL CONFERENCE ON POWER SYSTEMS TECHNOLOGY: POWERCON, VOLS 1- 6, 2006, : 198 - +
[12] VIZOR: Virtually Zero Margin Adaptive RF for Ultra Low Power Wireless Communication
Senguttuvan, Rajarajan
Sen, Shreyas
Chatterjee, Abhijit
[J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 581 - 587
[13] treNch: Ultra-Low Power Wireless Communication Protocol for IoT and Energy Harvesting
Moreno-Cruz, Fernando
Toral-Lopez, Victor
Escobar-Molero, Antonio
Ruiz, Victor U.
Rivadeneyra, Almudena
Morales, Diego P.
[J]. SENSORS, 2020, 20 (21) : 1 - 21
[14] Low latency time CORDIC algorithms
Natl Taiwan Univ, Taipei, Taiwan
[J]. J Chin Inst Electr Eng Trans Chin Inst Eng Ser E, 2 (175-181):
[15] LOW LATENCY TIME CORDIC ALGORITHMS
TIMMERMANN, D
HAHN, H
HOSTICKA, BJ
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 1010 - 1015
[16] VLSI Implementation of Low Power Micro Cordic Processor for Real Time Antenna Array Applications
Arasu, S. P. Valan
Baulkani, S.
Rhoda, S. P. Brightlin
[J]. 2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
[17] Low-Power Wireless Communication for Wireless Power Transfer Device
Rahman, Muhammad Fithratur
Jang, Yong Hun
Lee, Sang Hyun
Sohn, Illsoo
[J]. 2020 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2020, : 369 - 372
[18] An ultra-low energy asynchronous processor for wireless sensor networks
Necchi, L.
Lavagno, L.
Pandini, D.
Vanzago, L.
[J]. 12TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2006, : 78 - 85
[19] Design and Implementation of a Low Power Area Efficient Bfloat16 based CORDIC Processor
Mishra, Saras Mani
Shekhawat, Hanumant Singh
Trivedi, Gaurav
Jan, Pidanic
Nemec, Zdenek
[J]. 2022 32ND INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2022, : 185 - 190
[20] Ultra low power reversible arithmetic processor based on QCA
Bevara, Vasudeva
Bevara, Srinu
Busi, Sudhakar
Krishna, R. V. V. Murali
Aylapogu, Pramodkumar
[J]. OPTICAL AND QUANTUM ELECTRONICS, 2024, 56 (04)

← 1 2 3 4 5 →