Energy-aware clock-frequency assignment in microprocessors and memory devices for dynamic voltage scaling

被引:13
|
作者
Cho, Youngjin [1 ]
Chang, Naehyuck [1 ]
机构
[1] Seoul Natl Univ, Sch Comp Sci & Engn, Seoul 151744, South Korea
关键词
energy management; power management; real-time systems;
D O I
10.1109/TCAD.2006.885835
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic supply-voltage scaling (DVS) can reduce the energy consumption of microprocessors, but most DVS schemes only scale the clock frequency of the microprocessor and ignore the memory system. In this paper, we show how more energy can be saved by changing the clock frequency of the memory as well as that of the microprocessor in a coordinated fashion. The contributions of this paper include: 1) consideration of both the energy and access time of the memory; 2) derivation of a mathematical formulation of a system-wide energy model as a function of the clock frequencies of the microprocessor and memory; 3) derivation of analytic solutions of system-wide energy-optimal clock-frequency pairs for the microprocessor and the memory, and, finally, 4) extension of the frequency-assignment technique to handle discrete voltages and frequencies. Cycle-accurate system-level energy simulation shows that the proposed scheme can save up to 50% more energy than previous DVS schemes. Our approach can also be applied to other synchronous peripheral devices.
引用
收藏
页码:1030 / 1040
页数:11
相关论文
共 50 条
  • [41] A power management unit with continuous co-locking of clock frequency and supply voltage for dynamic voltage and frequency scaling
    Lee, Jeabin
    Nam, Byeong-Gya
    Song, Seong-Jun
    Cho, Namjun
    Yoo, Hoi-Jun
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2112 - 2115
  • [42] Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling
    Ahn, Seyong
    Kang, Minseok
    Papaefthymiou, Marios C.
    Kim, Taewhan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (12) : 2068 - 2081
  • [43] Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor
    Magklis, G
    Scott, ML
    Semeraro, G
    Albonesi, DH
    Dropsho, S
    [J]. 30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 14 - 25
  • [44] Simultaneously exploiting dynamic voltage scaling, execution time variations, and multiple methods in energy-aware hard real-time scheduling
    Ramsauer, M
    [J]. ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 213 - 227
  • [45] Temperature-aware task mapping for energy optimization with dynamic voltage scaling
    Bao, M.
    Andrei, A.
    Eles, P.
    Peng, Z.
    [J]. 2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 44 - 49
  • [46] An energy-aware dynamic data allocation mechanism for many-channel memory systems
    Sato, Masayuki
    Toyoshima, Takuya
    Takayashiki, Hikaru
    Egawa, Ryusuke
    Kobayashi, Hiroaki
    [J]. Supercomputing Frontiers and Innovations, 2019, 6 (04): : 4 - 19
  • [47] Energy-Aware Memory Mapping for Hybrid FRAM-SRAM MCUs in IoT Edge Devices
    Jayakumar, Hrishikesh
    Raha, Arnab
    Raghunathan, Vijay
    [J]. 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 264 - 269
  • [48] Power-Aware SoC Test Optimization through Dynamic Voltage and Frequency Scaling
    Sheshadri, Vijay
    Agrawal, Vishwani D.
    Agrawal, Prathima
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 102 - 107
  • [49] Dynamic Voltage and Frequency Scaling Under an Accurate System Energy Model
    Xu Shen
    Li Junsong
    Jiang Jianfeng
    [J]. SMART MATERIALS AND INTELLIGENT SYSTEMS, 2012, 442 : 321 - +
  • [50] Energy-aware dynamic resource scheduling for distributed multimedia computing on wirelessly networked handheld devices
    Moghal, MR
    Mian, MS
    Satti, JA
    Mirza, MS
    [J]. PDPTA '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2004, : 1469 - 1475